Skip to main content

StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures

  • Conference paper
  • First Online:
Applied Reconfigurable Computing. Architectures, Tools, and Applications (ARC 2020)

Abstract

Spreading dynamics of many real-world processes lean heavily on the topological characteristics of the underlying contact network. With the rapid temporal and spatial evolution of complex inter-connected networks, microscopic modeling and stochastic simulation of individual-based interactions have become challenging in both, time and state space. Driven by the surge to reduce the time complexity associated with system behavior analysis over different network structures, we propose a network-on-chip (NoC) based FPGA solution called StocNoC. The proof of concept is supported by the design, implementation and evaluation of the classical heterogeneous susceptible-infected-susceptible (SIS) epidemic model on a scalable NoC. The steady-state results from the proposed implementation for the fractions of susceptible and infected nodes are shown to be comparable to those acquired from software simulations, but in a significantly shorter time period. Analogous to network information diffusion, implementation of the SIS model and its variants will be beneficial to foresee possible epidemic outbreaks earlier in time and expedite control decisions.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. StocNoC Git repository (2019). https://github.com/dsdnu/sisNoC

  2. Barabasi, A.L.: Network Science. Cambridge University Press, Cambridge (2016)

    MATH  Google Scholar 

  3. Bertozzi, D., et al.: NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans. Parallel Distrib. Syst. 16(2), 113–129 (2005)

    Article  Google Scholar 

  4. Brauer, F., Catillo-Chavez, C.: Mathematical Models in Population Biology and Epidemiology. Springer, New York (2001). https://doi.org/10.1007/978-1-4757-3516-1

    Book  MATH  Google Scholar 

  5. Britton, T.: Stochastic epidemic models: a survey. Math. Biosci. 225(1), 24–35 (2010)

    Article  MathSciNet  Google Scholar 

  6. Chawade, S.D., Gaikwad, M.A., Patrikar, R.M.: Review of XY routing algorithm for network-on-chip architecture. Int. J. Comput. Appl. 43, 20–23 (2012)

    Google Scholar 

  7. Cheng, S., Chen, P., Lin, C., Hsiao, H.: Traffic-aware patching for cyber security in mobile IoT. IEEE Commun. Mag. 55(7), 29–35 (2017)

    Article  Google Scholar 

  8. Dadlani, A., Kumar, M.S., Maddi, M.G., Kim, K.: Mean-field dynamics of inter-switching memes competing over multiplex social networks. IEEE Commun. Lett. 21(5), 967–970 (2017)

    Article  Google Scholar 

  9. Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, Burlington (2003)

    Google Scholar 

  10. Erdős, P., Rényi, A.: On the evolution of random graphs. In: Publication of the Mathematical Institute of the Hungarian Academy of Sciences, pp. 17–61 (1960)

    Google Scholar 

  11. Furber, S.B., et al.: Overview of the SpiNNaker system architecture. IEEE Trans. Comput. 62(12), 2454–2467 (2013)

    Article  MathSciNet  Google Scholar 

  12. Jenness, S.M., Goodreau, S.M., Morris, M.: EpiModel: an R package for mathematical modeling of infectious disease over networks. J. Stat. Softw. 84(29731699), 8 (2018)

    Google Scholar 

  13. Joshi, J., Karandikar, K., Bade, S., Bodke, M., Adyanthaya, R., Ahirwal, B.: Multi-core image processing system using network on chip interconnect. In: Proceedings of Midwest Symposium on Circuits and Systems, pp. 1257–1260, August 2007

    Google Scholar 

  14. Korkali, M., Veneman, J., Brian, B., Tivnan, F., Bagrow, J., Hines, P.: Reducing cascading failure risk by increasing infrastructure network interdependence. Nat. Sci. Rep. 7, 44499 (2017)

    Article  Google Scholar 

  15. Mathias, G., Kent, K.: An embedded Java virtual machine using network-on-chip design. In: Proceedings of IEEE International Workshop on Rapid System Prototyping (2006)

    Google Scholar 

  16. Newman, M.: Networks: An Introduction. Cambridge University Press, Cambridge (2014)

    Google Scholar 

  17. Patel, P.: FPGA-based accelerated cloud computing with AWS EC2 F1 and SDAccel (2018)

    Google Scholar 

  18. Sahneh, F.D., Vajdi, A., Shakeri, H., Fan, F., Scoglio, C.: GEMFsim: a stochastic simulator for the generalized epidemic modeling framework. J. Comput. Sci. 22, 36–44 (2017)

    Article  Google Scholar 

  19. Samman, F.A., Hollstein, T., Glesner, M.: Adaptive and deadlock-free tree-based multicast routing for networks-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(7), 1067–1080 (2010)

    Article  Google Scholar 

  20. Van Mieghem, P.: Performance Analysis of Complex Networks and Systems. Cambridge University Press, Cambridge (2014)

    Book  Google Scholar 

  21. Vynnycky, E., White, R.: An Introduction to Infectious Disease Modeling. Oxford University Press, Oxford (2010)

    Google Scholar 

  22. Xilinx Inc.: UG761: AXI Reference Guide, March 2011

    Google Scholar 

  23. Yang, L., Yang, X., Tang, Y.Y.: A bi-virus competing spreading model with generic infection rates. IEEE Trans. Netw. Sci. Eng. 5(1), 2–13 (2018)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kizheppatt Vipin .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Zhanbolatov, A., Vipin, K., Dadlani, A., Fedorov, D. (2020). StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures. In: Rincón, F., Barba, J., So, H., Diniz, P., Caba, J. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2020. Lecture Notes in Computer Science(), vol 12083. Springer, Cham. https://doi.org/10.1007/978-3-030-44534-8_27

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-44534-8_27

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-44533-1

  • Online ISBN: 978-3-030-44534-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics