Abstract
While object detection is one of the most computationally complex tasks, it can only utilize limited hardware resources on embedded devices. At the same time, additional demanding constraints such as reliable detection accuracy, high-throughput performance, power-efficiency, and real-time response are required. The goal of this work is to enhance the detection accuracy performance of a low-resource embedded object detection system to meet real-time requirements for different applications. The proposed binary object detection system achieves considerable reduction in hardware resources and significant simplification in FPGA implementation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Attarmoghaddam, N., Li, K.F.: Data mining hardware acceleration for object detection. In: 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), pp. 1–7 (2019)
Bauer, S., Köhler, S., Doll, K., Brunsmann, U.: FPGA-GPU architecture for kernel SVM pedestrian detection. In: 2010 IEEE Computer Society Conference on Computer Vision and Pattern Recognition-Workshops, pp. 61–68 (2010)
Berten, D.: GPU vs FPGA performance comparison. In: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays-FPGA 2017 (2016)
Cao, T.P., Deng, G.: Real-time vision-based stop sign detection system on FPGA. In: 2008 Digital Image Computing: Techniques and Applications, pp. 465–471 (2008)
Dalal, N., Triggs, B.: Histograms of Oriented Gradients for Human Detection (2005)
Fowers, J., Brown, G., Cooke, P., Stitt, G.: A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In: Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 47–56 (2012)
Ghaffari, S., Soleimani, P., Li, K.F., Capson, D.W.: Analysis and comparison of FPGA-based histogram of oriented gradients implementations. IEEE Access 8, 79920–79934 (2020)
Hahnle, M., Saxen, F., Hisung, M., Brunsmann, U., Doll, K.: FPGA-based real-time pedestrian detection on high-resolution images. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops, pp. 629–635 (2013)
Han, S., Qubo, C., Meng, H.: Parameter selection in SVM with RBF kernel function. In: World Automation Congress 2012, pp. 1–4 (2012)
He, C., Papakonstantinou, A., Chen, D.: A novel SoC architecture on FPGA for ultra fast face detection. In: 2009 IEEE International Conference on Computer Design, pp. 412–418 (2009)
Hiromoto, M., Miyamoto, R.: Hardware architecture for high-accuracy realtime pedestrian detection with CoHOG features. In: 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops, pp. 894–899 (2009)
Hussain, H.M., Benkrid, K., Ebrahim, A., Erdogan, A.T., Seker, H.: Novel dynamic partial reconfiguration implementation of k-means clustering on FPGAs: comparative results with GPPs and GPUs. Int. J. Reconfigurable Comput. 2012, 1 (2012)
Ilas, M.-E.: Improved binary HOG algorithm and possible applications in car detection. In: 2017 IEEE 23rd International Symposium for Design and Technology in Electronic Packaging (SIITME), pp. 274–279 (2017)
Kadota, R., et al.: Hardware architecture for HOG feature extraction. In: 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, pp. 1330–1333 (2009)
Kyrkou, C., Theocharides, T.: A flexible parallel hardware architecture for AdaBoost-based real-time object detection. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19, 1034–1047 (2010)
Madadum, H., Becerikli, Y.: The implementation of Support Vector Machine (SVM) using FPGA for human detection. In: 2017 10th International Conference on Electrical and Electronics Engineering (ELECO), pp. 1286–1290 (2017)
Mizuno, K., et al.: Architectural study of HOG feature extraction processor for real-time object detection. In: 2012 IEEE Workshop on Signal Processing Systems, pp. 197–202 (2012)
Negi, K., Dohi, K., Shibata, Y., Oguri, K.: Deep pipelined one-chip FPGA implementation of a real-time image-based human detection algorithm. In: 2011 International Conference on Field-Programmable Technology, pp. 1–8 (2011)
Vapnik, V.: Statistical Learning Theory. Willey, New York (1998)
Xie, S., Li, Y., Jia, Z., Ju, L.: Binarization based implementation for realtime human detection. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1–4 (2013)
Yazawa, Y., et al.: FPGA Hardware with target-reconfigurable object detector. IEICE Trans. Inf. Syst. 98, 1637–1645 (2015)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this paper
Cite this paper
Attarmoghaddam, N., Li, K.F. (2021). An Area-Efficient FPGA Implementation of a Real-Time Binary Object Detection System. In: Barolli, L., Li, K., Enokido, T., Takizawa, M. (eds) Advances in Networked-Based Information Systems. NBiS 2020. Advances in Intelligent Systems and Computing, vol 1264. Springer, Cham. https://doi.org/10.1007/978-3-030-57811-4_13
Download citation
DOI: https://doi.org/10.1007/978-3-030-57811-4_13
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-57810-7
Online ISBN: 978-3-030-57811-4
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)