Abstract
Three-dimensional networks-on-chip appear as a new on-chip communication solution in many-core based systems. An application is implemented by a set of collaborative intellectual property blocks. The mapping of the pre-selected sets of these blocks on three-dimensional networks-on-chip is a NP-complete problem. In this work, we use Differential Evolution to deal with the blocks mapping problem in order to implement efficiently a given application on a three-dimensional network-on-chip. In this sense, Differential Evolution is extended to multi-objective optimization in order to minimize hardware area, execution time and power consumption of the final implementation .
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Hu, J., Marculescu, R.: Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, pp. 233–239. ACM, January 2003
Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Franzon, P.D.: Demystifying 3D ICs: The pros and cons of going vertical. IEEE Des. Test Comput. 22(6), 498–510 (2005)
Ogras, U.Y., Hu, J., Marculescu, R.: Key research problems in NoC design: a holistic perspective. In: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pp. 69–74. ACM, September 2005
Da Silva, M.V.C., Nedjah, N., de Macedo Mourelle, L.: Evolutionary IP assignment for efficient NoC-based system design using multi-objective optimization. In: 2009 IEEE Congress on Evolutionary Computation, pp. 2257–2264. IEEE, MAy 2009
Zhou, W., Zhang, Y., Mao, Z.: Pareto based multiobjective mapping IP cores onto NoC architectures. In: APCCAS, pp. 331–334. IEEE (2006)
Jena, R.K., Sharma, G.K.: A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis. In: ITNG, pp. 977–982. IEEE Computer Society (2007)
Radu, C.: Optimized algorithms for network-on-chip application mapping ANoC, Ph.d. thesis, University of Sibiu, engineering Faculty Computer Engineering Department (2011)
Radu, C., Mahbub, M.S., Vintan, L.: Developing domain-knowledge evolutionary algorithms for network-on-chip application mapping. Microprocess. Microsyst. Embed. Hardware Des. 37(1), 65–78 (2013)
Robič, T., Filipič, B.: DEMO: differential evolution for multiobjective optimization. In: Coello Coello, C.A., Hernández Aguirre, A., Zitzler, E. (eds.) EMO 2005. LNCS, vol. 3410, pp. 520–533. Springer, Heidelberg (2005). https://doi.org/10.1007/978-3-540-31880-4_36
Bougherara, M., Nedjah, N., de Mourelle, L., Rahmoun, R., Sadok, A., Bennouar, D.: IP assignment for efficient NoC-based system design using multi-objective particle swarm optimisation. Int. J. Bio Inspired Comput. 12(4), 203–213 (2018)
Storn, R., Price, K.: Differential evolution-a simple and efficient heuristic for global optimization over continuous spaces. J. Global Optim. 11(4), 341–359 (1997)
Bougherara, M., Kemcha, R, Nedjah, N., Bennouar, D., de Macedo Mourelle, L.: IP assignment optimization for an efficient noc-based system using multi-objective differential evolution. In: International Conference on Metaheuristics and Nature Inspired Computing (META) 2018, pp. 435–444 (2018)
Bougherara, M., Nedjah, N., Bennouar, D., Kemcha, R., de Macedo Mourelle, L.: Efficient application mapping onto three-dimensional network-on-chips using multi-objective particle swarm optimization. In: Misra, S., et al. (eds.) ICCSA 2019. LNCS, vol. 11620, pp. 654–670. Springer, Cham (2019). https://doi.org/10.1007/978-3-030-24296-1_53
Dick, R.P., Rhodes, D.L., Wolf, W.: TGFF: task graphs for free. In: Proceedings of the Sixth International Workshop on Hardware/Software Codesign (CODES/CASHE 1998), pp. 97–101. IEEE, March 1998
Benini, L., De Micheli, G.: Networks on Chip - Technology and Tools. Morgan Kaufmann Publishers, San Francisco (2006)
Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks - An Engineering Approach. Morgan Kaufmann Publishers, San Francisco (2003)
Mosayyebzadeh, A., Amiraski, M.M., Hessabi, S.: Thermal and power aware task mapping on 3d network on chip. Comput. Electr. Eng. 51, 157–167 (2016)
Wang, J., Li, L., Pan, H., He, S., Zhang, R.: Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm. In: 2011 9th IEEE International Conference on ASIC, pp. 413–416. IEEE (2011)
Sepulveda, J., Gogniat, G., Pires, R., Chau, W., Strum, M.: An evolutive approach for designing thermal and performance-aware heterogeneous 3D-NoCs. In: 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6. IEEE (2013)
Bhardwaj, K., Mane, P.S.: C3Map and ARPSO based mapping algorithms for energy-efficient regular 3-d noc architectures. In: Technical papers of 2014 International Symposium on VLSI Design, Automation and Test, pp. 1–4. IEEE (2014)
Dick, R.P.: Embedded system synthesis benchmarks suite (E3S). http://ziyang.eecs.umich.edu/~dickrp/e3s/. Accessed 17 Apr 2020
Hu, J., Marculescu, R.: Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, pp. 233–239. ACM (2003)
Kreutz, M., Marcon, C.A., Carro, L., et al.: Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures. In: Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design, pp. 190–195. ACM (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Bougherara, M., Nedjah, N., Bennouar, D., Kemcha, R., de Macedo Mourelle, L. (2020). Application Mapping onto 3D NoCs Using Differential Evolution. In: Gervasi, O., et al. Computational Science and Its Applications – ICCSA 2020. ICCSA 2020. Lecture Notes in Computer Science(), vol 12251. Springer, Cham. https://doi.org/10.1007/978-3-030-58808-3_8
Download citation
DOI: https://doi.org/10.1007/978-3-030-58808-3_8
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-58807-6
Online ISBN: 978-3-030-58808-3
eBook Packages: Computer ScienceComputer Science (R0)