Abstract
As the number of processing cores is increasing dramatically, the communication among them is of high importance. Network-on-Chip (NoC) has direct access to all resources and information within a System-on-Chip (SoC) by rendering it appealing to attackers. In this paper a novel Hardware Trojan (HT) assisted Denial of Service (DoS) attack, called Greyhole attack is introduced. The HT-Greyhole attack targets the routers within NoC by causing performance decrease and packet loss increase. However, during an HT-Greyhole attack certain packets, which are arriving towards the router, are dropped which makes it hard to detect. In this paper, we design a detection and defense method, against HT-Greyhole attack, which is based on Software Defined Network-on-Chip (SDNoC) architecture. The results demonstrate that by using the proposed defense method the packet loss decreases by 76% under Transpose traffic, 77% under BitReverse and 50% under Uniform traffic.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Bhunia, S., Tehranipoor, M.: The Hardware Trojan War. Springer, Cham (2018). https://doi.org/10.1007/978-3-319-68511-3
Ancajas, D.M., Chakraborty, K., Roy, S.: Fort-NoCs: mitigating the threat of a compromised NoC. In: Proceedings of the 51st Annual Design Automation Conference, pp. 1–6. ACM (2014)
Frey, J., Yu, Q.: Exploiting state obfuscation to detect hardware trojans in NoC network interfaces. In: 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1–4. IEEE (2015)
Hussain, M., Guo, H.: Packet leak detection on hardware-trojan infected NoCs for MPSoC systems. In: Proceedings of the 2017 International Conference on Cryptography, Security and Privacy, pp. 85–90. ACM (2017)
Boraten, T., Kodi, A.K.: Mitigation of denial of service attack with hardware trojans in NoC architectures. In: 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 1091–1100. IEEE (2016)
Rajesh, J.S., Chakraborty, K., Roy, S.: Hardware trojan attacks in SoC and NoC. In: Bhunia, S., Tehranipoor, M.M. (eds.) The Hardware Trojan War, pp. 55–74. Springer, Cham (2018). https://doi.org/10.1007/978-3-319-68511-3_3
Tripathi, M., Gaur, M.S., Laxmi, V.: Comparing the impact of black hole and gray hole attack on LEACH in WSN. Procedia Comput. Sci. 19, 1101–1107 (2013)
Martins, D., Guyennet, H.: Wireless sensor network attacks and security mechanisms: a short survey. In: 2010 13th International Conference on Network-Based Information Systems, pp. 313–320. IEEE (2010)
Zhang, L., Wang, X., Jiang, Y., Yang, M., Mak, T., Singh, A.K.: Effectiveness of HT-assisted sinkhole and blackhole denial of service attacks targeting mesh networks-on-chip. J. Syst. Archit. 89, 84–94 (2018)
Daoud, L., Rafla, N.: Analysis of black hole router attack in network-on-chip. In: 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 69–72. IEEE (2019)
Daoud, L., Rafla, N.: Detection and prevention protocol for black hole attack in network-on-chip. In: Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, pp. 22. ACM (2019)
Ellinidou, S., Sharma, G., Kontogiannis, S., Markowitch, O., Dricot, J.-M., Gogniat, G.: MicroLET: a new SDNoC-based communication protocol for chipLET-based systems. In 2019 22nd Euromicro Conference on Digital System Design (DSD), pp. 61–68. IEEE (2019)
Berestizshevsky, K., Even, G., Fais, Y., Ostrometzky, J.: SDNoC: software defined network on a chip. Microprocess. Microsyst. 50, 138–153 (2017)
Cong, L., Wen, W., Zhiying, W.: A configurable, programmable and software-defined network on chip. In: 2014 IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA), pp. 813–816. IEEE (2014)
McKeown, N.: Software-defined networking. INFOCOM Keynote Talk 17(2), 30–32 (2009)
Jerger, N.E., Krishna, T., Peh, L.-S.: On-chip networks. Synth. Lect. Comput. Archit. 12(3), 1–210 (2017)
Dimitrakopoulos, G., Psarras, A., Seitanidis, I.: Microarchitecture of Network-on-Chip Routers. Springer, New York (2015). https://doi.org/10.1007/978-1-4614-4301-8
Chiu, G.-M.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11(7), 729–738 (2000)
Agarwal, N., Krishna, T., Peh, L.-S., Jha, N.K.: GARNET: a detailed on-chip network model inside a full-system simulator. In: 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 33–42. IEEE (2009)
Sokolova, M., Lapalme, G.: A systematic analysis of performance measures for classification tasks. Inf. Process. Manage. 45(4), 427–437 (2009)
Fawcett, T.: An introduction to ROC analysis. Pattern Recogn. Lett. 27(8), 861–874 (2006)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Ellinidou, S., Sharma, G., Markowitch, O., Dricot, JM., Gogniat, G. (2020). Towards NoC Protection of HT-Greyhole Attack. In: Qiu, M. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2020. Lecture Notes in Computer Science(), vol 12454. Springer, Cham. https://doi.org/10.1007/978-3-030-60248-2_21
Download citation
DOI: https://doi.org/10.1007/978-3-030-60248-2_21
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-60247-5
Online ISBN: 978-3-030-60248-2
eBook Packages: Mathematics and StatisticsMathematics and Statistics (R0)