Abstract
The design idea of control and data separation is an effective means to realize the complex communication system, and the control part can usually be designed and realized by means of finite state machine (FSM). However, there is no effective method to realize the complex communication system based on finite state machine in the existing research. Aiming at the problem of the existing FPGA design and implementation methods with complex and non-universal communication protocol and algorithm design, a Flowchart based Finite State Machine (F-FSM) design and implementation method for FPGA is proposed, which significantly improves the FPGA development efficiency. This method takes the flowchart describing the complex communication system as input, divides the communication system into modules, and outputs the finite state machine transition diagram and transition matrix of the control module. This method can effectively shorten the design time of the communication system and its control module. Finally, an IP core encapsulated in FPGA is designed. This method can effectively improve the development efficiency of control module, improve the re-usability of control module and reduce the workload of code development.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Pirayesh, H., Sangdeh, P.K., Zeng, H.: EE-IoT: an energy-efficient IoT communication scheme for WLANs. In: Proceedings of the IEEE INFOCOM 2019 - IEEE Conference on Computer Communications, Paris, France, 29 April–2 May 2019, pp. 361–369 (2019)
Yan, Z., Li, B., Gao, T., et al.: Design and implementation of FPGA-based transmitter memory management system. In: IEEE International Symposium on Consumer Electronics. IEEE (2014)
Li, S., Li, B., Yan, Z., et al.: Design and implementation of DSR routing table entries for FPGA. Appl. Electron. Tech. 44(12), 89–92 (2018)
Jiang, H., Li, B., Yan, Z., et al.: Design and implementation of a frequency hopping hybrid multiple access protocol on FPGA. In: 2018 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC). IEEE (2018)
Davis, I.E., Wong, A.: Pipeline method and system for switching packets. United States Patent, 24 March 2015
Syed, I., Roh, B.H.: Delay analysis of IEEE 802.11e EDCA with enhanced QoS for delay sensitive applications. In: Performance Computing & Communications Conference (2017)
Gill, A.: Introduction to the Theory of Finite-State Machines. McGraw-Hill, New York (1962)
Minns, P., Elliott, I.: FSM-based digital design using Verilog HDL (2008). https://doi.org/10.1002/9780470987629:1-22
Xu, H., Tang, R., Cheng, Y.: Modular design method for control of reconfigurable machine tools. J. Zhejiang Univ. (Eng. Sci.) 38(1), 5–10 (2004)
Zhang, J.: Design and Implementation of MAC prototype based on FPGA for Wireless Local Area Network. Master Degree Thesis, Northwestern Polytechnical University, Xi’an, China (2015)
Ren, P.: Design and implementation of frequency synthesizer based on DDS and PLL. Master Degree Thesis, National University of Defense Technology, Changsha, China (2009)
Wen, G.: Design of high efficient state machine based on verilog HDL. Electron. Eng. 32(6), 4–7 (2006)
Chen, Y.: Modelling and optimized design of finite state machine. J. Chongqing Inst. Technol. (Nat. Sci. Ed.) 21(5), 55–58 (2007)
Yu, L., Fu, Y.: Verilog design and research of finite state machine. Microelectron. Comput. 21(11), 146–148+157 (2004)
Luo, X., Li, J., Tian, Z.: Optimization design of FSM based on Verilog HDL. Electron. Qual. 3(1), 36–38+42 (2012)
Feng, K., Li, Y., Zhang, J., Li, J.: Design and implementation of control system based on FSM. Shipboard Electron. Coutermeasure 38(5), 94–98 (2015)
Acknowledgments
This work was supported in part by the National Natural Science Foundations of China (Grant No. 61771392, No. 61771390, No. 61871322 and No. 61501373), and Science and Technology on Avionics Integration Laboratory and the Aeronautical Science Foundation of China (Grant No. 201955053002, No. 20185553035).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Yan, Z., Jiang, H., Li, B., Yang, M. (2021). A Flowchart Based Finite State Machine Design and Implementation Method for FPGA. In: Li, B., Li, C., Yang, M., Yan, Z., Zheng, J. (eds) IoT as a Service. IoTaaS 2020. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 346. Springer, Cham. https://doi.org/10.1007/978-3-030-67514-1_24
Download citation
DOI: https://doi.org/10.1007/978-3-030-67514-1_24
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-67513-4
Online ISBN: 978-3-030-67514-1
eBook Packages: Computer ScienceComputer Science (R0)