Skip to main content

Design and Implementation of FPRP on FPGA for Internet of Things

  • Conference paper
  • First Online:
Smart Grid and Internet of Things (SGIoT 2020)

Abstract

To guarantee low energy consumption and high efficiency for the nodes of the Internet of Things (IoT), designing and implementing the network protocols, e.g., routing and multiple access control (MAC) protocols, on FPGA become significant issues. Aiming at designing and implementing FPRP protocol on FPGA, this paper proposes a design scheme of FPGA implementation of FPRP protocol. The overall architecture includes clock counting module, reservation module, data transmission module, algorithm module and reservation result generation module, which are connected and restricted with each other. In order to verify, we divide it into two parts, i.e., single node verification and double node verification. Finally, the basic implementation of the five-step reservation is initially completed which show that the design scheme is correct and feasible.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Cao, B., et al.: How does CSMA/CA affect the performance and security in wireless blockchain networks. IEEE Trans. Ind. Inform. 16(6), 4270–4280 (2019)

    Article  Google Scholar 

  2. El Korbi, I., Saidane, L.A.: Performance evaluation of unslotted CSMA/CA for wireless sensor networks: energy consumption analysis and cross layer routing. Int. J. Comput. Netw. Inf. Secur. 9(6), 1–12 (2017)

    Google Scholar 

  3. Mawlawi, B., et al.: Analysis of frequency channel division strategy for CSMA/CA with RTS/CTS mechanism. In: International Conference on Sensing Technology, p. 5 (2014)

    Google Scholar 

  4. Pejoski, S., Hadzi-Velkov, Z.: Slotted ALOHA wireless networks with RF energy harvesting in Nakagami-m fading. Ad Hoc Networks 107, 102235 (2020)

    Article  Google Scholar 

  5. Baccelli, F., Blaszczyszyn, B., Muhlethaler, P.: An Aloha protocol for multihop mobile wireless networks. IEEE Trans. Inf. Theory 52(2), 421–436 (2006)

    Article  MathSciNet  Google Scholar 

  6. Ishii, K.: Modified slotted ALOHA protocol for average consensus problem. In: IEEE 18th International Workshop on Signal Processing Advances in Wireless Communications (SPAWC), pp. 1–5. IEEE (2017)

    Google Scholar 

  7. Mustafa, M.M., Parthasarathy, V.: A design and implementation of polling TDMA with a comparative analysis with time division multiple access for sporting application. Wirel. Netw. 26(3), 1897–1904 (2018). https://doi.org/10.1007/s11276-018-1879-9

    Article  Google Scholar 

  8. Yang, Q., Zhuang, Y., Shi, J.: An improved contention access mechanism for FPRP to increase throughput. Etri J. 35(1), 58–68 (2013)

    Article  Google Scholar 

  9. Zhu, C., Corson, M.S.: A five-phase reservation protocol (FPRP) for mobile ad hoc networks. Wirel. Netw. 7(4), 371–384 (2001)

    Article  Google Scholar 

  10. Anuradha, B., Dutta, P.: Fuzzy-controlled power-aware routing protocol (FPRP) for mobile ad hoc networks. Int. J. Comput. Appl. 11(7), 39–43 (2010)

    Google Scholar 

  11. Zhenghua, L., et al.: Improvement research on FPRP for MAC of wireless Ad Hoc network. J. Chengdu Univ. p. 2 (2015)

    Google Scholar 

  12. Bhatia, I.S., Randhawa, D.K.K.: Verilog-A modeling of a silicene-based p-n junction logic device: simulation and applications. J. Comput. Electr. 19(1), 387–395 (2020)

    Article  Google Scholar 

  13. Ciletti, M.D.: Advanced Digital Design with the Verilog HDL. Advanced digital design with the Verilog HDL =. Pub, House of Electronics Industry (2004)

    Google Scholar 

  14. Bhat, N.S.: Design and implementation of IEEE 802.15. 4 Mac protocol on FPGA. arXiv preprint arXiv:1203.2167 (2012)

  15. Wang, G., Kang, G.X., Wang, H.: Design and FPGA implementation of MAC-PHY interface based on PCI express for next-generation WLANs. In: Wireless Communications, Networking and Mobile Computing (WiCOM), 2012 8th International Conference on, pp. 1–4. IEEE (2012)

    Google Scholar 

Download references

Acknowledgment

This work was supported in part by the National Natural Science Foundations of CHINA (Grant No. 61771392, No. 61771390, No. 61871322 and No. 61501373), and Science and Technology on Avionics Integration Laboratory and the Aeronautical Science Foundation of China (Grant No. 201955053002, No. 20185553035).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhongjiang Yan .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2021 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Lei, S., Yan, Z., Hu, X., Yang, M., Li, B. (2021). Design and Implementation of FPRP on FPGA for Internet of Things. In: Lin, YB., Deng, DJ. (eds) Smart Grid and Internet of Things. SGIoT 2020. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 354. Springer, Cham. https://doi.org/10.1007/978-3-030-69514-9_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-69514-9_15

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-69513-2

  • Online ISBN: 978-3-030-69514-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics