Abstract
Virtual FPGA (V-FPGA) architectures are useful as both early prototyping testbeds for custom FPGA architectures, as well as to enable advanced features which may not be available on a given host FPGA. V-FPGAs use standard FPGA synthesis and placement tools, and as a result the maximum application frequency is largely determined by the synthesis of the V-FPGA onto the host FPGA. Minimal net delays in the virtual layer are crucial for applications, but due to increased routing congestion, these delays are often significantly worse for larger than for smaller designs. To counter this effect, we investigate three different placement strategies with varying amounts of manual intervention. Taking the regularity of the V-FPGA architecture into account, a regular placement of tiles can lead to an 37% improvement in the achievable clock frequency. In addition, uniformity of the measured net delays is increased by 39%, which makes implementation of user applications more reproducible. As a trade-off, these manual placement strategies increase area usage of the virtual layer up to 16%.
This work was supported by the German Research Foundation (DFG) within the PARFAIT project (DFG 326384402).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Borriello, G., Ebeling, C., Hauck, S.A., Burns, S.: The triptych FPGA architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 3(4), 491–501 (1995)
Figuli, P., et al.: A heterogeneous SOC architecture with embedded virtual FPGA cores and runtime core fusion. In: 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 96–103 (2011)
Figuli, P., Ding, W., Figuli, S., Siozios, K., Soudris, D., Becker, J.: Parameter sensitivity in virtual FPGA architectures. In: Wong, S., Beck, A.C., Bertels, K., Carro, L. (eds.) ARC 2017. LNCS, vol. 10216, pp. 141–153. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-56258-2_13
Harbaum, T., et al.: Auto-SI: an adaptive reconfigurable processor with run-time loop detection and acceleration. In: 2017 30th IEEE International System-on-Chip Conference (SOCC), pp. 153–158 (2017)
Shi, M., Bermak, A., Chandrasekaran, S., Amira, A.: An efficient FPGA implementation of gaussian mixture models-based classifier using distributed arithmetic. In: 2006 13th IEEE International Conference on Electronics, Circuits and Systems, pp. 1276–1279 (2006)
Sidiropoulos, H., Figuli, P., Siozios, K., Soudris, D., Becker, J.: A platform-independent runtime methodology for mapping multiple applications onto fpgas through resource virtualization. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1–4 (2013)
Yuan, J., Chen, J., Wang, L., Zhou, X., Xia, Y., Hu, J.: ARBSA: adaptive range-based simulated annealing for FPGA placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(12), 2330–2342 (2019)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this paper
Cite this paper
Pfau, J., Zaki, P.W., Becker, J. (2021). Evaluation of Different Manual Placement Strategies to Ensure Uniformity of the V-FPGA. In: Derrien, S., Hannig, F., Diniz, P.C., Chillet, D. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2021. Lecture Notes in Computer Science(), vol 12700. Springer, Cham. https://doi.org/10.1007/978-3-030-79025-7_3
Download citation
DOI: https://doi.org/10.1007/978-3-030-79025-7_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-79024-0
Online ISBN: 978-3-030-79025-7
eBook Packages: Computer ScienceComputer Science (R0)