Abstract
In embedded real-time systems, a functionality is often implemented as a dataflow chain over a set of communicating tasks. An important requirement in such systems is to restrict the amount of time an input data requires to impact its corresponding output. Such temporal requirements over dataflow chains also known as the end-to-end latency constraints, are well-studied in the context of lock-based blocking inter-task communication. However, lock-based communication does not preserve the functional semantics and complicates latency calculation due to its reliance on response times of the communicating tasks. We propose to use non-blocking inter-task communications to preserve the functional semantics. Unfortunately a naive method to compute the reaction latency by adding worst-case delays between each write-read pair is unsafe for systems with non-blocking communication. In this paper, we study a non-blocking communication protocol. We present an algorithm to compute the exact worst-case delay in a cause-effect chain, which provides a safe estimation of the worst-case cause-effect latency for systems using this protocol for non-blocking communication.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Simulink user’s guide: the MathWorks. Natick, MA, USA (2016)
Hansson, H., Jonsson, B.: A logic for reasoning about time and reliability. Form. Asp. Comput. 6(5), 512–535 (1994)
Edwards, S.A., Lee, E.A.: The semantics and execution of a synchronous block-diagram language. Sci. Comput. Program. 48(1), 21–42 (2003)
Caspi, P., Scaife, N., Sofronis, C., Tripakis, S.: Semantics-preserving multitask implmentation of synchronous programs. ACM Trans. Embed. Comput. Syst. 7(2), 15:1–15:40 (2008)
Kramer, S., Ziegenbein, D., Hamann, A.: Real world automotive benchmark for free. In: 6th International Workshop on Tools and Methodologies for Embedded and Real-time Systems at ECRTS 15, July 2015
Hamann, A., Dasari, D., Kramer, S., Pressler, M., Wurst, F.: Communication centric design in complex automotive embedded systems. In: 29th Euromicro Conference on Real-Time Systems (ECRTS 2017), ser. Leibniz International Proceedings in Informatics (LIPIcs), vol. 76, pp. 10:1–10:20 (2017)
Yi, W.: Towards customizable cps: composability, efficiency and predictability. In: Duan, Z., Ong, L. (eds.) ICFEM 2017. LNCS, vol. 10610, pp. 3–15. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-68690-5_1
Specification of timing extensions, autosar.org. https://www.autosar.org
Gerber, R., Hong, S., Saksena, M.: Guaranteeing end-to-end timing constraints by calibrating intermediate processes. In: Proceedings of Real-Time Systems Symposium, pp. 192–203 (1994)
Feiertag, N., Richter, K., Nordlander, J., Jonsson, J.: A compositional framework for end-to-end path delay calculation of automotive systems under different path semantics. In: Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (co-located with RTSS 2008) (2008)
Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance analysis - the symta/s approach. IEE Proc. Comput. Digit. Tech. 152(2), 148–166 (2005)
Schlatow, J., Ernst, R.: Response-time analysis for task chains in communicating threads. In: IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 1–10 (2016)
Tripakis, S., Pinello, C., Benveniste, A., Sangiovanni-Vincent, A., Caspi, P., Natale, M.D.: Implementing synchronous models on loosely time triggered architectures. IEEE Trans. Comput. 57(10), 1300–1314 (2008)
Kopetz, H., Reisinger, J.: The non-blocking write protocol NBW: a solution to a real-time synchronization problem. In: Proceedings Real-Time Systems Symposium, pp. 131–137 (1993)
Chen, J., Burns, A.: A three-slot asynchronous reader/writer mechanism for multiprocessor real-time systems. York University, Technical report (1997)
Huang, H., Pillai, P., Shin, K.G.: Improving wait-free algorithms for interprocess communication in embedded real-time systems. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference, pp. 303–316 (2002)
Baleani, M., Ferrari, A., Mangeruca, L., Sangiovanni-Vincentelli, A.: Efficient embedded software design with synchronous models. In: Proceedings of the 5th ACM International Conference on Embedded Software, pp. 187–190 (2005)
Scaife, N., Caspi, P.: Integrating model-based design and preemptive scheduling in mixed time- and event-triggered systems. In: Proceedings of the 16th Euromicro Conference on Real-Time Systems, pp. 119–126 (2004)
Di Natale, M., Wang, G., Vincentelli, A.S.: Optimizing the implementation of communication in synchronous reactive models. In: IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 169–179 (2008)
Natale, M.D., Guo, L., Zeng, H., Sangiovanni-Vincentelli, A.: Synthesis of multitask implementations of simulink models with minimum delays. IEEE Trans. Ind. Inf. 6(4), 637–651 (2010)
Kirsch, C.M., Sokolova, A.: The logical execution time paradigm. In: Chakraborty, S., Eberspächer, J. (eds.) Advances in Real-Time Systems. Springer, Berlin, Heidelberg (2012). https://doi.org/10.1007/978-3-642-24349-3_5
Matic, S., Henzinger, T.A.: Trading end-to-end latency for composability. In: 26th IEEE International Real-Time Systems Symposium (RTSS 2005), pp. 12–110 (2005)
Pagetti, C., Forget, J., Boniol, F., Cordovilla, M., Lesens, D.: Multi-task implementation of multi-periodic synchronous programs. Discret. Event Dyn. Syst. 21(3), 307–338 (2011)
Becker, M., Dasari, D., Mubeen, S., Behnam, M., Nolte, T.: End-to-end timing analysis of cause-effect chains in automotive embedded systems. J. Syst. Archit. 80, 104–113 (2017)
Forget, J., Boniol, F., Pagetti, C.: Verifying end-to-end real-time constraints on multi-periodic models. In: 22nd IEEE International Conference on Emerging Technologies and Factory Automation, pp. 1–8 (2017)
Joseph, M., Pandya, P.: Finding response times in a real-time system. Comput. J. 29(5), 390–395 (1986)
Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM 20(1), 46–61 (1973)
Abdullah, J., Dai, G., Yi, W.: Worst-case cause-effect reaction latency in systems with non-blocking communication. In: DATE, pp. 1625–1630 (2019)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Abdullah, J., Yi, W. (2021). Cause-Effect Reaction Latency in Real-Time Systems. In: Olderog, ER., Steffen, B., Yi, W. (eds) Model Checking, Synthesis, and Learning. Lecture Notes in Computer Science(), vol 13030. Springer, Cham. https://doi.org/10.1007/978-3-030-91384-7_3
Download citation
DOI: https://doi.org/10.1007/978-3-030-91384-7_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-91383-0
Online ISBN: 978-3-030-91384-7
eBook Packages: Computer ScienceComputer Science (R0)