Abstract
On the disk drive protected with storage encryption, data must be capable of being randomly accessed or written at any location. Hence, the data encryption/decryption process must be done independently and arbitrarily at the Sector-level, while the size of the data remains unchanged. Furthermore, to ensure the drive's read/write speed, the cryptographic implementation is required to meet strict timing requirements such as low latency, high computation speed, and real-time operations. Therefore, the structure of the cryptographic implementation plays a decisive role. In this paper, we proposed a pipelined implementation of XTS-GOST 28147-89 on FPGA to allow real-time data storage encryption/decryption on time-critical systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
National Standard of Russian Federation: GOST 28147-89, Data Security Algorithm (2012).
Kaps, J.P., Paar, C.: Fast DES implementations for FPGAs and its application to a universal key-search machine. In: 5th Annual Workshop on Selected Areas in Cryptography, pp.234–247. Canada (1998)
Aktaş, H.: Implementation of GOST 28147-89 encryption and decryption algorithm on FPGA. In: International Conference on Cyber Security and Computer Science (ICONCS’18), Safranbolu, Turkey. October 18–20 2018
Markku-Juhani, O., Saarinen: Cryptographic Analysis of All 4 × 4 - Bit S-Boxes. http://eprint.iacr.org/2011/218
Kris, G., Pawel, C.: FPGA and ASIC implementations of AES. In: Cryptographic Engineering, pp. 235–294. Springer, Boston (2009)
Schneier, B., Applied Cryptography: Protocols, Algorithms, and Source Code in C. 2nd edn. Wiley (1996)
Schneier, B.: The GOST Encryption Algorithm. Dr. Doob’s J. 20(1), 123–124 (1995)
NIST Computer Security Division's, Security Technology Group: Block cipher modes. Cryptographic Toolkit. NIST. Archived from the original on 6 November 2012. Accessed 12 Apr 2013
NIST Computer Security Division's, Security Technology Group: Proposed modes. Cryptographic Toolkit. NIST. Archived from the original on April 2, 2013. Retrieved April 14 (2013).
Shrestha, M.: Parallel implementation of AES using XTS mode of operation. Culminating Projects in Computer Science and Information Technology 21 (2018)
Cadence Design Systems, Inc., Application Note: Implementing the XTS-AES Standard on Xtensa® Processors. 2566 Seely Ave, San Jose, CA 95134 (2013)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Tran, BN., Nguyen, NQ., Dao, BA., Nguyen, CT. (2022). Implementation of XTS - GOST 28147-89 with Pipeline Structure on FPGA. In: Le Thi, H.A., Pham Dinh, T., Le, H.M. (eds) Modelling, Computation and Optimization in Information Systems and Management Sciences. MCO 2021. Lecture Notes in Networks and Systems, vol 363. Springer, Cham. https://doi.org/10.1007/978-3-030-92666-3_34
Download citation
DOI: https://doi.org/10.1007/978-3-030-92666-3_34
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-92665-6
Online ISBN: 978-3-030-92666-3
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)