Abstract
High performance authenticated encryption algorithms are indispensable and preferable for securing the contemporary high speed wireless networks as they can perform their tasks without affecting overall performance of the network, and can provide data confidentiality, data integrity, and authentication cryptographic services simultaneously. Most of existing FPGA based architectures that have been proposed to enhance performance of such algorithms considered generic FPGA fabrics for implementations. Implementing complex algorithms using only traditional FPGA logic requires large amount of such resources that in turn can affect performance. In this work, an efficient architecture for AEGIS-128 authenticated encryption algorithm is proposed using both FPGAs’ embedded hard-cores such as digital signal processing slices and block random access memories that have not been fully exploited for such applications with balanced amount of generic logic. The aim is to reduce performance bottlenecks and enhance performance of AEGIS-128. The implementation results show that the proposed architecture outperforms existing similar approaches found in the literature in terms of throughput, and utilization of reduced amount of resources.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Wu, H., Preneel, B.: AEGIS: a fast authenticated encryption algorithm (v1. 1). In: Submission to CAESAR (2016)
McGrew, D., Viega, J.: The Galois/counter mode of operation (GCM). In: Submission to NIST (2005)
Katsaiti, M., Sklavos, N.: Implementation efficiency and alternations, on CAESAR finalists: AEGIS approach. In: 2018 IEEE 16th International Conference on Dependable, Autonomic and Secure Computing, 16th International Conference on Pervasive Intelligence and Computing, 4th International Conference on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC/PiCom/DataCom/CyberSciTech), pp. 661–665. IEEE (2018)
Kumar, S., Haj-Yihia, J., Khairallah, M., Chattopadhyay, A.: A comprehensive performance analysis of hardware implementations of CAESAR candidates. IACR Cryptol. ePrint Arch., 1261 (2017)
Abdellatif, K. M., Chotin-Avot, R., Mehrez, H.: AEGIS-based efficient solution for secure reconfiguration of FPGAs. In: Proceedings of the Third Workshop on Cryptography and Security in Computing Systems, pp. 37–40. ACM (2016)
Abebe, A.T., Shiferaw, Y.N., Kumar, P.G.V.S.: Efficient reconfigurable integrated cryptosystems for cybersecurity protection. In: Shandilya, S.K., Wagner, N., Nagar, A.K. (eds.) Advances in Cyber Security Analytics and Decision Systems. EICC, pp. 57–77. Springer, Cham (2020). https://doi.org/10.1007/978-3-030-19353-9_4
Tadesse Abebe, A., Negash Shiferaw, Y., Kumar, P.G.V.S.: reconfigurable integrated cryptosystem for secure data exchanges between fog computing and cloud computing platforms. In: Habtu, N.G., Ayele, D.W., Fanta, S.W., Admasu, B.T., Bitew, M.A. (eds.) ICAST 2019. LNICST, vol. 308, pp. 492–501. Springer, Cham (2020). https://doi.org/10.1007/978-3-030-43690-2_35
Daemen, J., Rijmen, V.: The design of Rijndael: AES - the advanced encryption standard. Information Security and Cryptography, Springer, Heidelberg (2002). https://doi.org/10.1007/978-3-662-04722-4
PUB, NIST FIPS. 197. Specification for the advanced encryption standard (AES) (2001). Accessed 26 Nov 2001, http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
Rajasekar, P., Mangalam, H.: Design and implementation of power and area optimized AES architecture on FPGA for IoT application, Circuit World (2020)
Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient implementation of Rijndael encryption in reconfigurable hardware: improvements and design tradeoffs. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 334–350. Springer, Heidelberg (2003). https://doi.org/10.1007/978-3-540-45238-6_27
Tadesse, A., Kumar, P.S.: Effective implementations techniques for FPGA based AES algorithm. In: 2016 KICS Korea and Ethiopia ICT International Conference (2016)
Zhang, X., Parhi, K.K.: High-speed VLSI architectures for the AES algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst 12(9), 957–967 (2004)
Abdellatif, K.M., Chotin-Avot, R., Mehrez, H.: AES-GCM and AEGIS: efficient and high speed hardware implementations. J. Signal Process. Syst. 88(1), 1–12 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Abebe, A.T., Shiferaw, Y.N., Kumar, P.G.V.S. (2022). Efficient Architecture for a High Performance Authenticated Encryption Algorithm on Reconfigurable Computing. In: Berihun, M.L. (eds) Advances of Science and Technology. ICAST 2021. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 411. Springer, Cham. https://doi.org/10.1007/978-3-030-93709-6_39
Download citation
DOI: https://doi.org/10.1007/978-3-030-93709-6_39
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-93708-9
Online ISBN: 978-3-030-93709-6
eBook Packages: Computer ScienceComputer Science (R0)