Abstract
This paper presents a System-on-Chip (SoC) implementation of a cryptographic hardware accelerator supporting multiple AES based block cypher modes, including the more advanced CMAC, CCM, GCM and XTS modes. Furthermore, the proposed design implements in hardware advanced features for AES key secure storage. A flexible interface allows the communication between the hardware accelerator and the chosen processor and makes this implementation suitable to be easily integrated into a generic embedded system. The system has been prototyped and characterized on a Xilinx Zynq 7000 platform. Synthesis results on a 7 nm CMOS Standard-Cell library are proposed too, showing competitive performances and resource usage respect to the State of Art and assessing the portability in different technology libraries of the proposed design. Furthermore, power consumption data are extracted to prove the suitability of the hardware acceleration also in the case of power-constrained devices.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Rahman, F., Farmani, M., Tehranipoor, M., Jin, Y.: Hardware-assisted cybersecurity for IoT devices. In: IEEE 18th International Workshop on Microprocessor and SOC Test and Verification (2017)
Nannipieri, P., et al.: Sha2 and sha-3 accelerator design in a 7 nm technology within the european processor initiative. Microprocessors and Microsystems (2020)
P. Nannipieri,et al.: True random number generator based on fibonacci-galois ring oscillators for fpga. Appl. Sci. (Switzerland), 11(8) (2021)
Stefano, D., et al.: Secure elliptic curve crypto-processor for real-time iot applications. Energies, 14(15) (2021)
NIST. FIPS 197: Advanced Encryption Standard (AES). Federal Information Processing Standards Publication, 197(441), 03110 (2001)
Baldanzi, L., Crocetti, L., Di Matteo, S., Fanucci, L., Saponara, S., Hameau, P.: Crypto accelerators for power-efficient and real-time on-chip implementation of secure algorithms. In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2019)
Rashid, M., Imran, M., Jafri, A.R., Al-Somani, T.F.: Comparative analysis of flexible cryptographic implementations. In: Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2016 11th International Symposium, pp. 1–6. IEEE (2016)
Ben Hadjy Youssef, N., El Hadj Youssef, W., Machhout, M., Tourki, R., Torki, K.: Instruction set extensions of AES algorithms for 32-bit processors. In: 2014 International Carnahan Conference on Security Technology (ICCST) (2014)
Sayilar, G., Chiou, D.: Cryptoraptor: high throughput reconfigurable cryptographic processor. In: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, pp. 154–161. IEEE Press (2014)
Tao, X.C., Zhang, D.L., Song, Y.K.: An implementation of configurable and Small-Area AES IP Core oriented Avalon Bus (2015)
Chang, K., Chen, Y., Hsieh, C., Huang, C., Chang, C.: Embedded a low area 32-bit AES for image encryption/decryption application. In: Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, pp. 1922–1925. IEEE (2009)
Mavroeidis, V., Vishi, K., Zych, M. D., Josang, A.: The impact of quantum computing on present cryptography. (IJACSA) Int. J. Adv.Comput. Sci. Appl. 9(3) (2018)
Ueno, R., Morioka, S., Homma, N., Aoki, T.: A high throughput/gate aes hardware architecture by compressing encryption and decryption datapaths - toward efficient cbc-mode implementa. Cryptol. ePrint Archive, Report 2016/595 (2016)
Dworkin, M.: NIST Special Publication 800-38A. Technical report (2001)
Dworkin, M.: NIST Special Publication 800–38B. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2005)
Dworkin, M.: NIST Special Publication 800–38C. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2004)
Dworkin, M.: NIST Special Publication 800–38D. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2007)
Dworkin, M.: NIST Special Publication 800–38E. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2008)
Crypt-ip-120 aes crypto, rambus. www.rambus.com/security/crypto-accelerator-hardware-cores/basic-crypto-blocks/crypt-ip-120/. Accessed 6 Apr (2021)
Mathew, Sanu K., et al.: 53 gbps native \(gf(2^4)^2\) composite-field aes-encrypt/decrypt accelerator for content-protection in 45 nm high-performance microprocessors. IEEE J. Solid-State Circuits, 46(4), 767–776 (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Nannipieri, P. et al. (2022). CRFlex: A Flexible and Configurable Cryptographic Hardware Accelerator for AES Block Cipher Modes. In: Saponara, S., De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2021. Lecture Notes in Electrical Engineering, vol 866. Springer, Cham. https://doi.org/10.1007/978-3-030-95498-7_5
Download citation
DOI: https://doi.org/10.1007/978-3-030-95498-7_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-95497-0
Online ISBN: 978-3-030-95498-7
eBook Packages: EngineeringEngineering (R0)