Abstract
NEC SX-Aurora TSUBASA is the latest vector supercomputer, consisting of host processors called Vector Hosts (VHs) and vector processors called Vector Engines (VEs). The final goal of this work is to simultaneously use both VHs and VEs to increase the resource utilization and improve the system throughput by co-executing more workloads. However, performance interferences among VH and VE workloads could occur because they share some computing resources and potentially compete to use the same resource at the same time, so-called resource conflicts. As the first step to achieve efficient workload co-execution, this paper experimentally investigates the performance interference between a VH and a VE, when each of the two processors executes a different workload. Our evaluation results clearly demonstrate that some characteristics of a workload such as system call frequency can be used as a good indicator to predict if the workload can affect the performance of another co-executing workload. We believe that this will be helpful to identify a pair of workloads causing frequent resource conflicts, and thus reduce the risk of performance interference between co-executing workloads on an SX-AT system.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
HPC IOR benchmark repository. https://github.com/hpc/ior
Aceituno, J.M., Guasque, A., Balbastre, P., Simó, J., Crespo, A.: Hardware resources contention-aware scheduling of hard real-time multiprocessor systems. J. Syst. Architect. 118, 102223 (2021)
Alsubaihi, S., Gaudiot, J.L.: PETRAS: performance, energy and thermal aware resource allocation and scheduling for heterogeneous systems. In: International Workshop on Programming Models and Applications for Multicores and Manycores (2017)
Egawa, R., et al.: Exploiting the potentials of the second generation SX-Aurora TSUBASA. In: 2020 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS) (2020)
Himeno, R.: Himeno benchmark. https://i.riken.jp/en/supercom/documents/himenobmt/
Intel Corporation: Introducing Intel MPI benchmarks. https://software.intel.com/content/www/us/en/develop/articles/intel-mpi-benchmarks.html
Kayiran, O., et al.: Managing GPU concurrency in heterogeneous architectures. In: IEEE/ACM International Symposium on Microarchitecture (MICRO) (2014)
Ke, Y., Agung, M., Takizawa, H.: neoSYCL: a SYCL implementation for SX-Aurora TSUBASA. In: International Conference on High Performance Computing in Asia-Pacific Region, pp. 50–57 (2021)
Komatsu, K., et al.: Performance evaluation of a vector supercomputer SX-Aurora TSUBASA. In: The International Conference for High Performance Computing, Networking, Storage, and Analysis, SC 2018, pp. 685–696 (2018)
McCalpin, J.D.: STREAM: sustainable memory bandwidth in high performance computers. https://www.cs.virginia.edu/stream/
McVoy, L., Staelin, L.: lmbench: portable tools for performance analysis. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference (1996)
Petitet, A., Whaley, R.C., Dongarra, J., Cleary, A.: HPL - a portable implementation of the high-performance Linpack benchmark for distributed-memory computers, version 2.3. https://www.netlib.org/benchmark/hpl/
Rabenseifner, R., Koniges, A.E.: The parallel communication and i/o bandwidth benchmarks: b\(\_\)eff and b\(\_\)eff\(\_\)io. https://cug.org/5-publications/proceedings_attendee_lists/2001CD/S01_Proceedings/Pages/Authors/Rabenseifner/Rabensei.htm
Sasaki, Y., Ishizuka, A., Agung, M., Takizawa, H.: Evaluating i/o acceleration mechanisms of SX-Aurora TSUBASA. In: 2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) (2021)
Sasidharan, A., Snir, M.: MiniAMR - a miniapp for adaptive mesh refinement. Technical report (2016)
Takizawa, H., Shiotsuki, S., Ebata, N., Egawa, R.: OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA. Parallel Comput. 102, 102754 (2021)
Tohoku University Cyberscience Center: Supercomputer AOBA (2020). https://www.sc.cc.tohoku.ac.jp/sc20/
Wen, Y., O’Boyle, M.F.P.: Merge or separate? Multi-job scheduling for OpenCL kernels on CPU/GPU platforms. In: Proceedings of the General Purpose GPUs, GPGPU-10 (2017)
Xiong, Q., Ates, E., Herbordt, M.C., Coskun, A.K.: Tangram: colocating HPC applications with oversubscription. In: IEEE High Performance Extreme Computing Conference (2018)
Yamada, Y., Momose, S.: Vector engine processor of NEC’s brand-new supercomputer SX-Aurora TSUBASA. In: A Symposium on High Performance Chips (Hot Chips) (2018)
Zhu, Q., Wu, B., Shen, X., Shen, L., Wang, Z.: Co-run scheduling with power cap on integrated CPU-GPU systems. In: International Symposium on Parallel and Distributed Processing (2017)
Acknowledgements
The authors would like to thank Associate Professor Masayuki Sato of Tohoku University for his valuable help.
This work is partially supported by MEXT Next Generation High-Performance Computing Infrastructures and Applications R&D Program “R&D of A Quantum-Annealing-Assisted Next Generation HPC Infrastructure and its Applications,” and Grant-in-Aid for Scientific Research(B) #21H03449.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 Springer Nature Switzerland AG
About this paper
Cite this paper
Nunokawa, R., Shimomura, Y., Agung, M., Egawa, R., Takizawa, H. (2022). Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA. In: Shen, H., et al. Parallel and Distributed Computing, Applications and Technologies. PDCAT 2021. Lecture Notes in Computer Science(), vol 13148. Springer, Cham. https://doi.org/10.1007/978-3-030-96772-7_16
Download citation
DOI: https://doi.org/10.1007/978-3-030-96772-7_16
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-96771-0
Online ISBN: 978-3-030-96772-7
eBook Packages: Computer ScienceComputer Science (R0)