Abstract
The evaluation of wireless communication systems over the last decades has led to a growing demand for more advanced high-speed communication systems. In this paper, we propose a hardware workflow developed for implementing the Long Term Evolution (LTE) communication system. This work studies the Multiple-input, multiple-output orthogonal frequency-division multiplexing (MIMO-OFDM) LTE system. The main focus of this work is on implementation of OFDM modulation/demodulation functions as they are the main contributors to the processing time and latency in high speed communication systems. To achieve this goal, a multicore low latency OFDM LTE system is proposed. The multicore RTL code is generated using the ProNoC tool. The main contribution of this system the archived speed up in OFDM LTE computation using parallel processing techniques on an NoC based multicore system. The speed-up comparison for systems having different numbers of cores computing the IFFT task are reported in this paper. The proposed multicore system is also compared with a single-core system as a reference design. Systems having different LTE OFDM configurations are synthesized, implemented and verified using Altera Stratix V GX FPGA. The application execution time and FPGA resource utilization are used as compassion metrics. The proposed multicore LTE OFDM systems having 2 and 16 processing tiles computing IFFT tasks on different LTE channel bandwidths, the execution time is reduced by 24% and 76%, respectively compared to a conventional LTE OFDM system that is running on a single-core system.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Hsieh, H.C., Chen, J.L., Benslimane, A.: 5G virtualized multi-access edge computing platform for IoT applications. J. Netw. Comput. Appl. 115, 94–102 (2018)
Younus, M.U., ul Islam, S., Ali, I., Khan, S., Khan, M.K.: A survey on software defined networking enabled smart buildings: architecture, challenges and use cases. J. Netw. Comput. Appl. 137, 62–77 (2019)
Liu, S., Huang, S., Li, M., Dong, X., Qiu, D., Yang, R.: Novel low-complexity low-latency orthogonal frequency division multiplexing transmitter. Wuhan Univ. J. Nat. Sci. 24(1), 71–78 (2019)
LaSorte, N., Barnes, W.J., Refai, H.H.: The history of orthogonal frequency division multiplexing. In: 2008 IEEE Global Telecommunications Conference, IEEE GLOBECOM 2008, pp. 1–5. IEEE (2008)
Ferreira, M.L., Barahimi, A., Ferreira, J.C.: Dynamically reconfigurable LTE-compliant OFDM modulator for down-link transmission. In: 2016 Conference on Design of Circuits and Integrated Systems (DCIS), pp. 1–6. IEEE (2016)
Nouri, S., Hussain, W., Nurmi, J.: Evaluation of a heterogeneous multicore architecture by design and test of an OFDM receiver. IEEE Trans. Parallel Distrib. Syst. 28(11), 3171–3187 (2017)
Huang, J., Ruan, F., Su, M., Yang, X., Yao, S., Zhang, J.: Analysis of orthogonal frequency division multiplexing (OFDM) technology in wireless communication process. In: 2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID), pp 122–125. IEEE (2016)
Dali, M., Guessoum, A., Gibson, R.M., Amira, A., Ramzan, N.: Efficient FPGA implementation of high-throughput mixed radix multipath delay commutator FFT processor for MIMO-OFDM. Adv. Electr. Comput. Eng. 17(1), 27–38 (2017)
Kumar, G.G., Sahoo, S.K., Meher, P.K.: 50 years of FFT algorithms and applications. Circ. Syst. Sig. Process 38(12), 5665–5698 (2019). https://doi.org/10.1007/s00034-019-01136-8
Gaur, M.S., Laxmi, V., Zwolinski, M., Kumar, M., Gupta, N., et al.: Network-on-chip: current issues and challenges. In: 2015 19th International Symposium on VLSI Design and Test, pp. 1–3. IEEE (2015)
Bhaskar, A.V., Venkatesh, T.: Performance analysis of network-on-chip in many-core processors. J. Parallel Distrib. Comput. 147, 196–208 (2021)
Monemi, A., Tang, J.W., Palesi, M., Marsono, M.N.: ProNoC: a low latency network-on-chip based many-core system-on-chip prototyping platform. Microprocess. Microsyst. 54, 60–74 (2017)
mor1Kx: an OpenRISC processor IP core. http://github.com/openrisc/mor1kx. Accessed Dec 2021
Snyder, W., Wasson, P., Galbi, D.: Verilator - Convert Verilog code to C++/SystemC. http://www.veripool.org/wiki/verilator. Accessed Dec 2021
Jallouli, K., Mazouzi, M., Ahmed, A.B., Monemi, A., Hasnaoui, S.: Multicore MIMO-OFDM LTE optimizing. In: 2018 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC), pp. 166–170. IEEE (2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Jallouli, K., Hasnaoui, A., Diguet, JP., Monemi, A., Hasnaoui, S. (2022). Parallel IFFT/FFT for MIMO-OFDM LTE on NoC-Based FPGA. In: Barolli, L., Hussain, F., Enokido, T. (eds) Advanced Information Networking and Applications. AINA 2022. Lecture Notes in Networks and Systems, vol 449. Springer, Cham. https://doi.org/10.1007/978-3-030-99584-3_47
Download citation
DOI: https://doi.org/10.1007/978-3-030-99584-3_47
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-99583-6
Online ISBN: 978-3-030-99584-3
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)