skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: MAPredict: Static Analysis Driven Memory Access Prediction Framework for Modern CPUs

Conference ·

Application memory access patterns are crucial in deciding how much traffic is served by the cache and forwarded to the dynamic random-access memory (DRAM). However, predicting such memory traffic is difficult because of the interplay of prefetchers, compilers, parallel execution, and innovations in manufacturer-specific micro-architectures. This research introduced MAPredict, a static analysis-driven framework that addresses these challenges to predict last-level cache (LLC)-DRAM traffic. By exploring and analyzing the behavior of modern Intel processors, MAPredict formulates cache-aware analytical models. MAPredict invokes these models to predict LLC-DRAM traffic by combining the application model, machine model, and user-provided hints to capture dynamic information. MAPredict successfully predicts LLC-DRAM traffic for different regular access patterns and provides the means to combine static and empirical observations for irregular access patterns. Evaluating 130 workloads from six applications on recent Intel micro-architectures, MAPredict yielded an average accuracy of 99% for streaming, 91% for strided, and 92% for stencil patterns. By coupling static and empirical methods, up to 97% average accuracy was obtained for random access patterns on different micro-architectures.

Research Organization:
Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)
Sponsoring Organization:
USDOE Office of Science (SC), Advanced Scientific Computing Research (ASCR)
DOE Contract Number:
AC05-00OR22725
OSTI ID:
1887689
Resource Relation:
Journal Volume: 13289; Conference: ISC High Performance: International Conference on High Performance Computing - Hamburg, , Germany - 5/29/2022 12:00:00 PM-6/2/2022 12:00:00 PM
Country of Publication:
United States
Language:
English

Similar Records

Understanding the Impact of Memory Access Patterns in Intel Processors
Conference · Sun Nov 01 00:00:00 EDT 2020 · OSTI ID:1887689

Comparing LLC-Memory Traffic between CPU and GPU Architectures
Conference · Mon Nov 01 00:00:00 EDT 2021 · OSTI ID:1887689

Line (block) size choice for CPU cache memories
Journal Article · Tue Sep 01 00:00:00 EDT 1987 · IEEE Trans. Comput.; (United States) · OSTI ID:1887689

Related Subjects