Abstract
A hardware implementation method of radar video scanning transformation based on dual FPGA is proposed. This method is a dual FPGA architecture. FPGA B is responsible for the realization of radar scanning transformation and afterglow control. After the radar video is sent to fpga A through SRIO, fpga B superimposes the radar video and DVI video. The method framework has the functions of bow/true north switching, range switching, self inspection, afterglow and local amplification. The overall structure is simple, the decoupled architecture has high reliability and strong expansibility.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Xiao, X., Lv, L.: Hardware design and implementation of a radar display technology. Ship Electron. Eng. 28(7), 113–115 (2008)
Wang, X.M., Zhang, G.: Radar and Detection, p. 7. National Defense Industry Press, Beijing (2008)
Sun, B.: Design and implementation of radar signal processing algorithm based on FPGA. Beijing University of Technology, Beijing (2014)
Cao, Y., Yao, Y., et al.: Design of radar velocity measurement system based on TMS320F28335. Electron. Device 37(1), 45–49 (2014)
Zhai, G., Ji, Y.: High performance raster radar display system based on DVI Technology. Radar Countermeas. 2, 49–56 (2009)
Liu, C., Wen, D.: Long afterglow simulation of PPI radar on raster scanning display. Comput. Simul. 3, 42–47 (2012)
Li, H., Zhu, X., Gu, C.: Development, design and application of Verilog HDL and FPGA, pp. 125–127. National Defense Industry Press, Beijing (2013)
Gao, Y.: Digital Signal Processing Based on FPGA. Electronic Industry Press, Beijing (2012)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Yu, N., Min, X., Zhao, L. (2022). A Hardware Implementation Method of Radar Video Scanning Transformation Based on Dual FPGA. In: Huang, DS., Jo, KH., Jing, J., Premaratne, P., Bevilacqua, V., Hussain, A. (eds) Intelligent Computing Theories and Application. ICIC 2022. Lecture Notes in Computer Science, vol 13393. Springer, Cham. https://doi.org/10.1007/978-3-031-13870-6_30
Download citation
DOI: https://doi.org/10.1007/978-3-031-13870-6_30
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-13869-0
Online ISBN: 978-3-031-13870-6
eBook Packages: Computer ScienceComputer Science (R0)