Skip to main content

A Hardware Implementation Method of Radar Video Scanning Transformation Based on Dual FPGA

  • Conference paper
  • First Online:
Intelligent Computing Theories and Application (ICIC 2022)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 13393))

Included in the following conference series:

  • 1482 Accesses

Abstract

A hardware implementation method of radar video scanning transformation based on dual FPGA is proposed. This method is a dual FPGA architecture. FPGA B is responsible for the realization of radar scanning transformation and afterglow control. After the radar video is sent to fpga A through SRIO, fpga B superimposes the radar video and DVI video. The method framework has the functions of bow/true north switching, range switching, self inspection, afterglow and local amplification. The overall structure is simple, the decoupled architecture has high reliability and strong expansibility.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Xiao, X., Lv, L.: Hardware design and implementation of a radar display technology. Ship Electron. Eng. 28(7), 113–115 (2008)

    Google Scholar 

  2. Wang, X.M., Zhang, G.: Radar and Detection, p. 7. National Defense Industry Press, Beijing (2008)

    Google Scholar 

  3. Sun, B.: Design and implementation of radar signal processing algorithm based on FPGA. Beijing University of Technology, Beijing (2014)

    Google Scholar 

  4. Cao, Y., Yao, Y., et al.: Design of radar velocity measurement system based on TMS320F28335. Electron. Device 37(1), 45–49 (2014)

    Google Scholar 

  5. Zhai, G., Ji, Y.: High performance raster radar display system based on DVI Technology. Radar Countermeas. 2, 49–56 (2009)

    Google Scholar 

  6. Liu, C., Wen, D.: Long afterglow simulation of PPI radar on raster scanning display. Comput. Simul. 3, 42–47 (2012)

    Google Scholar 

  7. Li, H., Zhu, X., Gu, C.: Development, design and application of Verilog HDL and FPGA, pp. 125–127. National Defense Industry Press, Beijing (2013)

    Google Scholar 

  8. Gao, Y.: Digital Signal Processing Based on FPGA. Electronic Industry Press, Beijing (2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding authors

Correspondence to Naizhao Yu , Xiao Min or Liang Zhao .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Yu, N., Min, X., Zhao, L. (2022). A Hardware Implementation Method of Radar Video Scanning Transformation Based on Dual FPGA. In: Huang, DS., Jo, KH., Jing, J., Premaratne, P., Bevilacqua, V., Hussain, A. (eds) Intelligent Computing Theories and Application. ICIC 2022. Lecture Notes in Computer Science, vol 13393. Springer, Cham. https://doi.org/10.1007/978-3-031-13870-6_30

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-13870-6_30

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-13869-0

  • Online ISBN: 978-3-031-13870-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics