Abstract
AES is one of the most widely used encryption algorithms. With the ever-increasing amount of sensitive data that need protection, it is natural to turn to parallel AES solutions that exploit emerging architectures and reduce encryption time. In this paper, we present a collaborative implementation of AES (PAES-CPU-MultiGPU) for CPU-GPU heterogeneous systems. PAES-CPU-MultiGPU takes advantage of the hardware support for AES provided by modern CPU cores and, at the same time, benefits from the GPUs available on these systems. We compare the performance of our proposal with that of two other solutions that use only the CPU cores (PAES-CPU) and only the GPUs of the system (PAES-MultiGPU). The results reveal that PAES-CPU-MultiGPU achieves an overall performance similar to that of PAES-CPU, but using fewer CPU cores, outperforming by far PAES-MultiGPU. Also, PAES-CPU-MultiGPU outperforms PAES-CPU when an amount of CPU cores similar to that of commodity multicore machines is used.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
FIPS 197: AES. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
CNSS Policy No. 15, Fact Sheet No. 1. http://csrc.nist.gov/csrc/media/projects/cryptographic-module-validation-program/documents/cnss15fs.pdf
OpenSSL: Cryptography and SSL/TLS Toolkit. https://www.openssl.org
Intel AES New Instructions Set. https://www.intel.com/content/dam/doc/white-paper/advanced-encryption-standard-new-instructions-set-paper.pdf
AMD64 Architecture Programmer’s Manual, Vol. 4: 128-Bit and 256-Bit Media Instructions. http://developer.amd.com/wordpress/media/2012/10/26568_APM_v41.pdf
ARM Armv8-A A32/T32 Instruction Set Architecture. http://developer.arm.com/documentation/ddi0597/2021-06/SIMD-FP-Instructions
Manavski, S. A. et al.: CUDA compatible GPU as an efficient hardware accelerator for AES cryptography. In: Proceedings of the 2007 IEEE International Conference on Signal Processing and Communications (ICSPC 2007), pp. 65–68 (2007)
Di Biagio, A. et al.: Design of a parallel AES for graphics hardware using the CUDA framework. In: Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing, pp. 1–8 (2009)
Iwai, K., et al.: Acceleration of AES encryption on CUDA GPU. Int. J. Networking Comput. 2(1), 131–145 (2012)
Pousa, A., et al.: Performance analysis of a symmetric cryptographic algorithm on multicore architectures. In: Computer Science & Technology Series. XVII Argentine Congress of Computer Science Selected Papers, pp. 57–66. EDULP, Argentina (2012)
Ortega, J. et al.: Parallelizing AES on multicores and GPUs. In: Proceedings of the 2011 IEEE International Conference on Electro/Information Technology, pp. 1–5 (2011)
Nishikawa, N., et al.: High-performance symmetric block ciphers on multicore CPU and GPUs. Int. J. Networking Comput. 2(2), 251–268 (2012)
Sanz, V. et al.: Comparison of Hardware and Software Implementations of AES on Shared-Memory Architectures. In: Proceedings of the 2021 Conference on Cloud Computing, Big Data & Emerging Topics. CCIS book Series, vol. 1444, pp. 60–70 (2021)
Fei, X., et al.: A secure and efficient file protecting system based on SHA3 and parallel AES. Parall. Comput. 52, 106–132 (2016)
Top 500. https://www.top500.org/
Green 500. https://www.top500.org/lists/green500/
Guao, G., et al.: Different implementations of AES cryptographic algorithm. In: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, pp. 1848–1853 (2015)
Kirk, D., et al.: Programming Massively Parallel Processors, 3rd edn. Morgan Kaufmann, Burlington, pp. 275–304 (2017)
Wan, L., et al.: Efficient CPU-GPU cooperative computing for solving the subset-sum problem. Concurrency Comput. Pract. Exp. 28(2), 185–186 (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Sanz, V., Pousa, A., Naiouf, M., De Giusti, A. (2022). Performance Analysis of AES on CPU-GPU Heterogeneous Systems. In: Rucci, E., Naiouf, M., Chichizola, F., De Giusti, L., De Giusti, A. (eds) Cloud Computing, Big Data & Emerging Topics. JCC-BD&ET 2022. Communications in Computer and Information Science, vol 1634. Springer, Cham. https://doi.org/10.1007/978-3-031-14599-5_3
Download citation
DOI: https://doi.org/10.1007/978-3-031-14599-5_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-14598-8
Online ISBN: 978-3-031-14599-5
eBook Packages: Computer ScienceComputer Science (R0)