Abstract
While hardware implementations allow the production of highly efficient and performance-oriented designs, exploiting features such as parallelization, their longer time to code and implement often bottlenecks rapid prototyping. On the other hand, high-level synthesis (HLS) tools allow for faster experimentation of software code to a hardware platform while demonstrating a reasonable extrapolation of the expected hardware behavior. In this work, we attempt to show a rapid prototyping of the well known HQC algorithm, using HLS, and show how with a modification of certain parameters, varying degrees of comparable results can be obtained. These results, in turn, could be used as a guide for HDL (Hardware Description Language)-RTL (Register-transfer Level) developers to enhance their designs and better prototyping time in the future. Additionally, we also demonstrate that it is possible to benefit from HQC’s versatility; by achieving a low hardware footprint whilst also maintaining good performances, even on low-cost FPGA devices, which we demonstrate on the well-known Artix-7 xc7a100t-ftg256-1.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Notes
- 1.
We note here that compared to FPGAs, ASICs have a much higher and longer tun-around time.
- 2.
References
Aguilar Melchor, C., et al.: HQC (2020). updated 06/06/2021) NIST Round 3 submission for Post-Quantum Cryptography
Aguilar Melchor, C., Blazy, O., Deneuville, J.C., Gaborit, P., Zémor, G.: Efficient encryption from random quasi-cyclic codes. CoRR abs/1612.05572 (2016)
Aguilar Melchor, C., Blazy, O., Deneuville, J., Gaborit, P., Zémor, G.: Efficient encryption from random quasi-cyclic codes. IEEE Trans. Inform. Theory 64(5), 3927–3943 (2018)
Alagic, G., et al.: NIST IR 8413: status report on the third round of the NIST post-quantum cryptography standardization process (2022)
Alekhnovich, M.: More on average case vs approximation complexity. In: 44th Annual IEEE Symposium on Foundations of Computer Science, 2003. Proceedings, 298–307. IEEE (2003)
Aragon, N., Gaborit, P., Zémor, G.: HQC-RMRS, an instantiation of the HQC encryption framework with a more efficient auxiliary error-correcting code (2020)
Chen, P., et al.: Complete and improved FPGA implementation of classic MCEliece. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2022(3), 71–113 (2022)
Coussy, P., Gajski, D.D., Meredith, M., Takach, A.: An introduction to high-level synthesis. IEEE Design Test Comput. 26(4), 8–17 (2009)
Deshpande, S., Nawan, M., Nawaz, K., Szefer, J., Xu, C.: Towards a fast and efficient hardware implementation of HQC. Cryptology ePrint Archive, Paper 2022/1183 (2022). https://eprint.iacr.org/2022/1183
Gaborit, P., Deneuville, J.C.: Code-based cryptography. In: Concise Encyclopedia of Coding Theory. Chapman and Hall/CRC, pp. 799–822 (2021)
Guerrieri, A., Marques, G.D.S., Regazzoni, F., Upegui, A.: Design exploration and code optimizations for fpga-based post-quantum cryptography using high-level synthesis (2022)
Hofheinz, D., Hövelmanns, K., Kiltz, E.: A modular analysis of the fujisaki-okamoto transformation. In: Kalai, Y., Reyzin, L. (eds.) TCC 2017. LNCS, vol. 10677, pp. 341–371. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-70500-2_12
Huffman, W.C., Kim, J.L., Solé, P.: Basics of coding theory. In: Concise Encyclopedia of Coding Theory. Chapman and Hall/CRC, pp. 3–44 (2021)
Massolino, P.M.C., Longa, P., Renes, J., Batina, L.: A compact and scalable hardware/software co-design of SIKE. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2020(2), 245–271 (2020)
NIST: Submission requirements and evaluation criteria for the post-quantum cryptography standardization process (2016). https://csrc.nist.gov/CSRC/media/Projects/Post-Quantum-Cryptography/documents/call-for-proposals-final-dec-2016.pdf
Richter-Brockmann, J., Mono, J., Güneysu, T.: Folding BIKE: scalable hardware implementation for reconfigurable devices. IEEE Trans. Comput. 71(5), 1204–1215 (2022)
Soni, D., Basu, K., Nabeel, M., Karri, R.: A hardware evaluation study of NIST post-quantum cryptographic signature schemes. In: Second PQC Standardization Conference, NIST (2019)
SUPERCOP: System for unified performance evaluation related to cryptographic operations and primitives. https://bench.cr.yp.to/supercop.html
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Aguilar-Melchor, C. et al. (2023). Towards Automating Cryptographic Hardware Implementations: A Case Study of HQC. In: Deneuville, JC. (eds) Code-Based Cryptography. CBCrypto 2022. Lecture Notes in Computer Science, vol 13839. Springer, Cham. https://doi.org/10.1007/978-3-031-29689-5_4
Download citation
DOI: https://doi.org/10.1007/978-3-031-29689-5_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-29688-8
Online ISBN: 978-3-031-29689-5
eBook Packages: Computer ScienceComputer Science (R0)