Skip to main content
SpringerLink
Log in

Design and FPGA Synthesis of BAN Processing Unit for Non-Archimedean Number Crunching

  • Conference paper
  • First Online:
Applications in Electronics Pervading Industry, Environment and Society (ApplePies 2022)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 1036))

Abstract

This work presents the design and synthesis of a processing unit for numbers encoded according to the recently introduced BAN format. Such an encoding allows one to represent numbers which are not only finite (as the reals) but also infinitely large or infinitely small, i.e., non-Archimedean. The motivation behind this study is the significant burst the non-Archimedean numerical computations have received in the last 20 years and the applications that have been found. With a hardware support, this operations would significantly increase in speed, enlarging the spectrum of possible applications to industrial and real-time ones.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sergeyev, Y.D.: Numerical infinities and infinitesimals: methodology, applications, and repercussions on two Hilbert problems. EMS Surv. Math. Sci. 4(2), 219–320 (2017)

    Article  MathSciNet  MATH  Google Scholar 

  2. De Cosmis, S., De Leone, R.: The use of grossone in mathematical programming and operations research. Appl. Math. Comp. 218, 8029–8038 (2012)

    Article  MathSciNet  MATH  Google Scholar 

  3. Sergeyev, Y.: The olympic medals ranks, lexicographic ordering and numerical infinities. Math. Intell. 37(2), 4–8 (2015)

    Article  MathSciNet  MATH  Google Scholar 

  4. Cococcioni, M., Pappalardo, M., Sergeyev, Y.D.: Lexicographic multi-objective linear programming using grossone methodology: theory and algorithm. Appl. Math. Comput. 318, 298–311 (2018)

    Article  MATH  Google Scholar 

  5. Cococcioni, M., Cudazzo, A., Pappalardo, M., Sergeyev, Y.D.: Solving the lexicographic multi-objective mixed-integer linear programming problem using branch-and-bound and grossone methodology. Comm. Nonlinear Sci. Numer. Simul. 84, 105177 (2020)

    Article  MathSciNet  MATH  Google Scholar 

  6. Fiaschi, L., Cococcioni, M.: A non-archimedean interior point method and its application to the lexicographic multi-objective quadratic programming. Mathematics 10(23), 4536 (2022). https://doi.org/10.3390/math10234536

    Article  Google Scholar 

  7. Lai, L., Fiaschi, L., Cococcioni, M., Deb, K.: Solving mixed pareto-lexicographic many-objective optimization problems: the case of priority levels. IEEE Trans. Evol. Comput. 25, 971–985 (2021)

    Article  Google Scholar 

  8. Cococcioni, M., Fiaschi, L., Lambertini, L.: Non-archimedean zero sum games. J. Comput. Appl. Math. 393, 113483 (2021)

    Article  MathSciNet  MATH  Google Scholar 

  9. Astorino, A., Fuduli, A.: Spherical separation with infinitely far center. Soft Comput. 24(23), 17751–17759 (2020)

    Article  MATH  Google Scholar 

  10. Cavoretto, R., De Rossi, A., Mukhametzhanov, M.S., Sergeyev, Y.D.: On the search of the shape parameter in radial basis functions using univariate global optimization methods. J. Global Optim. 79(2), 305–327 (2021)

    Article  MathSciNet  MATH  Google Scholar 

  11. Sergeyev, Y.: Computer system for storing infinite, infinitesimal, and finite quantities and executing arithmetical operations with them. USA patent 7,860,914 (2010), EU patent 1728149 (2009), RF patent 2395111 (2010)

    Google Scholar 

  12. Benci, V.: A construction of a nonstandard universe. In: Albeverio, S., et al. (eds.) Advances of Dynamical Systems and Quantum Physics, pp. 11–21. World Scientific, Singapore (1995)

    Google Scholar 

  13. Benci, V., Di Nasso, M.: How to Measure the Infinite: Mathematics with Infinite and Infinitesimal Numbers. World Scientific, Singapore (2018)

    MATH  Google Scholar 

  14. Benci, V., Cococcioni, M., Fiaschi, L.: Non-standard analysis revisited: an easy axiomatic presentation oriented towards numerical applications. Appl. Math. Comput. 32(1), 65–80 (2022)

    MathSciNet  MATH  Google Scholar 

  15. Benci, V., Cococcioni, M.: The algorithmic numbers in non-archimedean numerical computing environments. Disc. Contin. Dyn. Syst. - Ser. S 14(5), 1673–1692 (2021)

    MathSciNet  MATH  Google Scholar 

  16. Cococcioni, M., Rossi, F., Ruffaldi, E., Saponara, S.: A lightweight posit processing unit for RISC-V processors in deep neural network applications. IEEE Trans. Emerg. Topics Comput. 10, 1898–1908 (2021)

    Article  Google Scholar 

Download references

Acknowledgments

Work partially supported by H2020 project TEXTAROSSA (grant no. 956831), https://textarossa.eu/) and partially by the Italian Ministry of Education and Research (MUR), CrossLab project (Departments of Excellence).

Author information

Authors and Affiliations

  1. University of Pisa, Largo Lucio Lazzarino 1, 56122, Pisa, Italy

    Federico Rossi, Lorenzo Fiaschi, Marco Cococcioni & Sergio Saponara

Authors
  1. Federico Rossi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Lorenzo Fiaschi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Marco Cococcioni
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Sergio Saponara
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Lorenzo Fiaschi .

Editor information

Editors and Affiliations

  1. DITEN, University of Genoa, Genoa, Italy

    Riccardo Berta

  2. DITEN, University of Genoa, Genoa, Italy

    Alessandro De Gloria

Rights and permissions

Reprints and permissions

Copyright information

© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Rossi, F., Fiaschi, L., Cococcioni, M., Saponara, S. (2023). Design and FPGA Synthesis of BAN Processing Unit for Non-Archimedean Number Crunching. In: Berta, R., De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2022. Lecture Notes in Electrical Engineering, vol 1036. Springer, Cham. https://doi.org/10.1007/978-3-031-30333-3_43

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-30333-3_43

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-30332-6

  • Online ISBN: 978-3-031-30333-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation