Skip to main content
Springer Nature Link
Log in

Minimizing Memory Contention in an APNG Encoder Using a Grid of Processing Cells

  • Conference paper
  • First Online:
Designing Modern Embedded Systems: Software, Hardware, and Applications (IESS 2022)

Part of the book series: IFIP Advances in Information and Communication Technology ((IFIPAICT,volume 669))

Included in the following conference series:

  • 257 Accesses

Abstract

Modern processors experience memory contention when the speed of their computational units exceeds the rate at which data can be accessed in memory. This phenomenon is well known as the memory bottleneck and is a great challenge in computer engineering. In order to mitigate the memory bottleneck in classic multi-core architectures, a scalable parallel computing platform called Grid of Processing Cells (GPC) has been proposed. To evaluate its effectiveness, we model the GPC using SystemC TLM-2.0, with a focus on memory contention. As an example, we parallelize an APNG encoder application and map it to the GPC and compare its performance to traditional shared memory processors. Our experimental results show improved execution times on the GPC due to a large decrease in memory contention.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Smith, A.J.: Cache memories. ACM Comput. Surv. (CSUR) 14(3), 473–530 (1982)

    Article  Google Scholar 

  2. Tanenbaum, A.S.: Implications of structured programming for machine architecture. Commun. ACM 21(3), 237–246 (1978)

    Article  MathSciNet  MATH  Google Scholar 

  3. Patterson, D.A.: Reduced instruction set computers. Commun. ACM 28(1), 8–21 (1985)

    Article  MathSciNet  Google Scholar 

  4. Cocke, J., Markstein, V.: The evolution of RISC technology at IBM. IBM J. Res. Dev. 34(1), 4–11 (1990)

    Article  Google Scholar 

  5. Dömer, R.: A Grid of Processing Cells (GPC) with Local Memories, Tech. Rep. CECS-TR-22-01 (Apr. 2022)

    Google Scholar 

  6. Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemCTM. Springer Science & Business Media (2007)

    Google Scholar 

  7. Govindasamy, V.: Mapping of an APNG Encoder to the Grid of Processing Cells Architecture, Tech. Rep. CECS-TR-22-02 (2022)

    Google Scholar 

  8. McKee, S.A.: Reflections on the memory wall. In: Proceedings of the 1st conference on Computing frontiers, p. 162 (2004)

    Google Scholar 

  9. Patterson, D.A., Hennessy, J.L.: Computer organization and design ARM edition: the hardware software interface. Morgan kaufmann (2016)

    Google Scholar 

  10. Blagodurov, S., Zhuravlev, S., Dashti, M., Fedorova, A.: A Case for NUMA-aware Contention Management on Multicore Systems. In: 2011 USENIX Annual Technical Conference (USENIX ATC 2011) (2011)

    Google Scholar 

  11. Radway, R.M.: Illusion of large on-chip memory by networked computing chips for neural network inference. Nat. Electron. 4(1), 71–80 (2021)

    Article  Google Scholar 

  12. Olofsson, A.: Epiphany-v: A 1024 processor 64-bit risc system-on-chip, arXiv preprint arXiv:1610.01832 (2016)

  13. IEEE Standard for Standard SystemC Language Reference Manual, IEEE Std 1666–2011 (Revision of IEEE Std 1666–2005), pp. 1–638 (2012)

    Google Scholar 

  14. Arasteh, E.M., Dömer, R.: Improving parallelism in system level models by assessing PDES performance. In: Forum on specification & Design Languages (FDL), vol. 2021, pp. 01–07. IEEE (2021)

    Google Scholar 

  15. Parmenter, S., Vukićević,V., Smith, A.: APNG Specification by Mozilla. www.wiki.mozilla.org/APNG_Specification. (Accessed 12 Aug 2021)

  16. Deutsch, P., Gailly, J.-L.: Zlib compressed data format specification version 3.3,’ RFC,: May, p. 1996. Tech, Rep (1950)

    Google Scholar 

  17. Sayood, K.: Chapter 9. Lossless compression handbook. Elsevier (2002)

    Google Scholar 

  18. Herdt, V., Große, D., Le, H.M., Drechsler, R.: Extensible and configurable RISC-V based virtual prototype. In: Forum on Specification & Design Languages (FDL), vol. 2018, pp. 5–16. IEEE (2018)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. CECS, University of California, Irvine, USA

    Vivek Govindasamy, Emad Arasteh & Rainer Dömer

Authors
  1. Vivek Govindasamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Emad Arasteh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Rainer Dömer
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vivek Govindasamy .

Editor information

Editors and Affiliations

  1. Hamm-Lippstadt University of Applied Sciences, Hamm, Germany

    Stefan Henkler

  2. Federal University of Rio Grande do Norte, Natal, Rio Grande do Norte, Brazil

    Márcio Kreutz

  3. Federal University of Technology – Paraná, Curitiba, Paraná, Brazil

    Marco A. Wehrmeister

  4. Federal University of Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil

    Marcelo Götz

  5. Hamm-Lippstadt University of Applied Sciences, Hamm, Germany

    Achim Rettberg

Rights and permissions

Reprints and permissions

Copyright information

© 2023 IFIP International Federation for Information Processing

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Govindasamy, V., Arasteh, E., Dömer, R. (2023). Minimizing Memory Contention in an APNG Encoder Using a Grid of Processing Cells. In: Henkler, S., Kreutz, M., Wehrmeister, M.A., Götz, M., Rettberg, A. (eds) Designing Modern Embedded Systems: Software, Hardware, and Applications. IESS 2022. IFIP Advances in Information and Communication Technology, vol 669. Springer, Cham. https://doi.org/10.1007/978-3-031-34214-1_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-34214-1_9

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-34213-4

  • Online ISBN: 978-3-031-34214-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Societies and partnerships