Abstract
The deployment of heuristic algorithms is extensively utilized in the routing policy of Networks-on-Chip (NoCs). However, the escalating complexity and heterogeneity of multi-core architectures present a formidable task for human-designed efficient heuristic routing policies. Although recent works have exhibited that machine learning (ML) can learn efficacious routing policies that surpass human-designed heuristics in simulation, the intricate design and costly hardware overhead of ML-based routing algorithms preclude their practical application in NoCs. In this paper, we propose a Decision Tree-based Adaptive Routing algorithm, DeTAR, which is effective yet simple. The key insight of DeTAR is that routing decisions can be treated as selecting and prioritizing the key features among various NoCs’ metrics like free Virtual Channels (VCs), the buffer length, etc., that better affect the routing decision. This reveals a natural match between the adaptive routing algorithm and the Decision Tree (DT) model. We trained DeTAR from network behavior datasets and evaluated the DeTAR routing algorithm against existing routing algorithms. Our simulation results show that the average saturation throughput can be improved by up to \(17.59\%\) compared with existing heuristic routing algorithms. Compared with the previous ML-based adaptive routing algorithm, the area of our routing logic is reduced by \(88.95\%\) without significant performance degradation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Agarwal, N., Krishna, T., Peh, L.S., Jha, N.K.: GARNET: a detailed on-chip network model inside a full-system simulator. In: Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 33–42 (2009)
Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of the 17th annual International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81 (2008)
Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A.: The gem5 simulator. ACM SIGARCH Comput. Archit. News. 39(2), 1–7 (2011)
Boyan, J., Littman, M.: Packet routing in dynamically changing networks: a reinforcement learning approach. In: Advances in Neural Information Processing Systems vol. 6, pp. 1–8 (1994)
Choi, S., Yeung, D.Y.: Predictive Q-routing: a memory-based reinforcement learning approach to adaptive traffic control. In: Advances in Neural Information Processing Systems, vol. 8, pp. 1–7 (1999)
Dally, W.J., Towles, B.P.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, Burlington (2004)
Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst. (TPDS). 4(12), 1320–1331 (1993)
Ebrahimi, M., et al.: HARAQ: congestion-aware learning model for highly adaptive routing algorithm in on-chip networks. In: Proceedings of the Sixth Annual International Symposium on Networks-on-Chip (NoCs), pp. 19–26 (2012)
Fettes, Q., Clark, M., Bunescu, R., Karanth, A., Louri, A.: Dynamic voltage and frequency scaling in NoCs with supervised and reinforcement learning techniques. IEEE Trans. Comput. (TC). 68(3), 375–389 (2019)
Fu, B., Kim, J.: Footprint: regulating routing adaptiveness in networks-on-chip. In: Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA), pp. 691–702 (2017)
Gratz, P., Grot, B., Keckler, S.W.: Regional congestion awareness for load balance in networks-on-chip. In: Proceedings of the 14th annual International Symposium on High Performance Computer Architecture (HPCA), pp. 203–214 (2008)
Kakoulli, E., Soteriou, V., Theocharides, T.: HPRA: a pro-active hotspot-preventive high-performance routing algorithm for networks-on-chips. In: IEEE 30th International Conference on Computer Design (ICCD), pp. 249–255 (2012)
Kumar, S., Miikkulainen, R.: Dual reinforcement Q-routing: an on-line adaptive routing algorithm. In: Proceedings of the Artificial Neural Networks in Engineering Conference, pp. 231–238 (1997)
Li, M., Zeng, Q.A., Jone, W.B.: DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of the 43rd Annual Design Automation Conference (DAC), pp. 849–852 (2006)
Ma, S., Enright Jerger, N., Wang, Z.: DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA), pp. 413–424 (2011)
Pedregosa, F., et al.: Scikit-learn: machine learning in python. J. Mach. Learn. Res. 12, 2825–2830 (2012)
Penney, D.D., Chen, L.: A survey of machine learning applied to computer architecture design (2019). http://arxiv.org/abs/1909.12373
Puthal, M.K., Singh, V., Gaur, M., Laxmi, V.: C-routing: an adaptive hierarchical NoC routing methodology. In: Proceedings of the Annual 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 392–397 (2011)
Seo, D., Ali, A., Lim, W.T., Rafique, N.: Near-optimal worst-case throughput routing for two-dimensional mesh networks. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp. 432–443 (2005)
Wang, C., Dong, D., Wang, Z., Zhang, X., Zhao, Z.: RELAR: a reinforcement learning framework for adaptive routing in network-on-chips. In: Proceedings of the 2021 IEEE International Conference on Cluster Computing (CLUSTER), pp. 813–814 (2021)
Yin, J., et al.: Experiences with ML-driven design: a NoC case study. In: Proceedings of the 26th Annual International Symposium on High Performance Computer Architecture (HPCA), pp. 637–648 (2020)
Zhou, Z.-H.: Machine Learning. Springer, Singapore (2021). https://doi.org/10.1007/978-981-15-1967-3
Acknowledgments
The authors would like to express their sincere gratitude to the anonymous reviewers for their invaluable comments and suggestions. This work is supported by the National Key Research and Development Program of China under Grant No.2021YFB0300101, the Natural Science Foundation of China (NSFC) under Grant No.62002368, and the Excellent Youth Foundation of Hunan Province under Grant No.2021JJ10050. Dezun Dong is the corresponding author of this paper. Xiaoyun Zhang and Yaohua Wang contributed equally to this research.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Zhang, X., Wang, Y., Dong, D., Li, C., Wang, S., Xiao, L. (2023). DeTAR: A Decision Tree-Based Adaptive Routing in Networks-on-Chip. In: Cano, J., Dikaiakos, M.D., Papadopoulos, G.A., Pericàs, M., Sakellariou, R. (eds) Euro-Par 2023: Parallel Processing. Euro-Par 2023. Lecture Notes in Computer Science, vol 14100. Springer, Cham. https://doi.org/10.1007/978-3-031-39698-4_24
Download citation
DOI: https://doi.org/10.1007/978-3-031-39698-4_24
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-39697-7
Online ISBN: 978-3-031-39698-4
eBook Packages: Computer ScienceComputer Science (R0)