Abstract
Recently, there has been a growing interest in Physically Unclonable Functions (PUFs). These electronic circuits possess several key characteristics such as unpredictability and uniqueness that make them particularly attractive for security applications. PUFs offer an appealing solution for secure boot applications, providing a hardware-based mechanism for generating unique cryptographic keys. These keys can be used to encrypt the bootloader and operating system, thereby enhancing security. In this paper, we propose an innovative, secure boot scheme that leverages the functionality and characteristics of a PUF. Our approach eliminates the need for physical storage of the encryption key of the boot code, which enhances security and provides the possibility of securely updating the firmware. We will present an architecture that comprises essential components, along with a demo board on FPGA. The demo board features a general-purpose 64-bit RISC-V-based system that leverages the proposed PUF-based secure architecture, enabling secure boot and firmware update functionalities.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
ARM security technology—Building a secure system using Trust Zone technology (2005–2009). https://developer.arm.com/documentation/PRD29-GENC-009492/c
Baldanzi L, Crocetti L, Di Matteo S, Fanucci L, Saponara S, Hameau P (2019) Crypto accelerators for power-efficient and real-time on-chip implementation of secure algorithms. In: 2019 26th IEEE international conference on electronics, circuits and systems (ICECS), pp 775–778. https://doi.org/10.1109/ICECS46596.2019.8964731
Di Matteo S, Lo Gerfo M, Saponara S (2023) Vlsi design and fpga implementation of an ntt hardware accelerator for homomorphic seal-embedded library. IEEE Access 11:72498–72508. https://doi.org/10.1109/ACCESS.2023.3295245
Gautschi MEA (2017) Near-threshold risc-v core with dsp extensions for scalable iot endpoint devices. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(10):2700–2713. https://doi.org/10.1109/TVLSI.2017.2654506
Haj-Yahya J, Wong MM, Pudi V, Bhasin S, Chattopadhyay A (2019) Lightweight secure-boot architecture for risc-v system-on-chip, pp 216–223 (2019). https://doi.org/10.1109/ISQED.2019.8697657, https://www.scopus.com/inward/record.uri?eid=2-2.0-85065164064 &doi=10.1109%2fISQED.2019.8697657 &partnerID=40 &md5=dbd40305c40b567a1f6089561f3d8863 cited by: 17; All Open Access, Green Open Access
Liguori P, Reed-muller-decoder. https://github.com/piliguori/Reed-Muller-Decoder
Liu, Y., Briones, J., Zhou, R., Magotra, N.: Study of secure boot with a fpga-based iot device. vol. 2017-August, p. 1053 - 1056 (2017). https://doi.org/10.1109/MWSCAS.2017.8053108, https://www.scopus.com/inward/record.uri?eid=2-s2.0-85034084065 &doi=10.1109%2fMWSCAS.2017.8053108 &partnerID=40 &md5=9cba3d9340f4b2807acc0ab560f9da3f cited by: 24
Nannipieri P, Crocetti L, Di Matteo S, Fanucci L, Saponara S (2023) Hardware design of an advanced-feature cryptographic tile within the european processor initiative. IEEE Trans Comput 1–14. https://doi.org/10.1109/TC.2023.3278536
Nannipieri P, Matteo SD, Baldanzi L, Crocetti L, Zulberti L, Saponara S, Fanucci L (2022) Vlsi design of advanced-features aes cryptoprocessor in the framework of the european processor initiative. IEEE Trans Very Large Scale Integr (VLSI) Syst 30(2):177–186. https://doi.org/10.1109/TVLSI.2021.3129107
Sabt M, Achemlal M, Bouabdallah A (2015)Trusted execution environment: What it is, and what it is not 1:57–64. https://doi.org/10.1109/Trustcom.2015.357, https://www.scopus.com/inward/record.uri?eid=2-s2.0-84967164163 &doi=10.1109%2fTrustcom.2015.357 &partnerID=40 &md5=358ca116c45a82c981b7654c287b8ef6, cited by: 275; All Open Access, Green Open Access
Shamsoshoara A, Korenda A, Afghah F, Zeadally S (2020) A survey on physical unclonable function (puf)-based security solutions for internet of things. Comput Netw 183:107593. https://doi.org/10.1016/j.comnet.2020.107593, https://www.sciencedirect.com/science/article/pii/S1389128620312275
Wang W, Chen Q, Yin Z, Srivastava G, Gadekallu TR, Alsolami F, Su C (2022) Blockchain and puf-based lightweight authentication protocol for wireless medical sensor networks. IEEE Internet Things J 9(11):8883–8891. https://doi.org/10.1109/JIOT.2021.3117762
Zaruba F, Benini L (2019) The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7-ghz 64-bit risc-v core in 22-nm fdsoi technology. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(11):2629–2640. https://doi.org/10.1109/TVLSI.2019.2926114
Zhang J, Qu G (2020) Physical unclonable function-based key sharing via machine learning for iot security. IEEE Trans Ind Electron 67(8):7025–7033. https://doi.org/10.1109/TIE.2019.2938462
Acknowledgments
This work has been partially supported by the European Union within the Horizon 2020 Research and Innovation Programme “European Processor Initiative-Specific Grant Agreement 2” (EPI-SGA2) under Grant 101036168.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Di Matteo, S. et al. (2024). A PUF-Based Secure Boot for RISC-V Architectures. In: Bellotti, F., et al. Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2023. Lecture Notes in Electrical Engineering, vol 1110. Springer, Cham. https://doi.org/10.1007/978-3-031-48121-5_13
Download citation
DOI: https://doi.org/10.1007/978-3-031-48121-5_13
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-48120-8
Online ISBN: 978-3-031-48121-5
eBook Packages: EngineeringEngineering (R0)