Skip to main content

Cryptographic Security Through a Hardware Root of Trust

  • Conference paper
  • First Online:
Applied Reconfigurable Computing. Architectures, Tools, and Applications (ARC 2024)

Abstract

This work presents a novel approach to a Hardware Root-of-Trust that leverages System-on-Chip technology for the implementation of hardware cryptographic functions. Taking advantage of the processing power of a System-on-Chip, the solution established promotes hardware-based security solutions over software-only solutions. The proposed Root-of-Trust, developed around a Xilinx Zynq-7000 SoC device, integrates components based on cryptographic algorithms and physical phenomena. This innovative Root-of-Trust is tailored to support a spectrum of security tasks within cryptographic systems, including device-specific identifiers and keys, encryption and decryption, hashing, and signature generation and verification. The study adopts a unified design methodology, capitalizing on collaborative efforts to efficiently develop hardware primitives that significantly contribute to enhancing security in computing environments. Aligned with the advantages of reconfigurable hardware, this Hardware Root-of-Trust addresses the critical need for robust hardware-level security and introduces a set of countermeasures to fortify the design against potential threats.

This research was supported in part by the SPIRS Project with Grant Agreement No. 952622 under the EU H2020 research and innovation programme. The authors want to thank the ARES Project PID2020-116664RB-100 funded by MCIN/AEI/10.13039/501100011033 and the EU NextGeneration EU/PRTR, and the Programa Operativo FEDER 2014-2020 and Consejería de Economía, Conocimiento, Empresas y Universidad de la Junta de Andalucía under Project US-1380823. M.C.M.R. holds a postdoc fellowship from the Andalusia Government with support from PO FSE of EU.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Secure Platform for ICT Systems Rooted at the Silicon Manufacturing Process. https://cordis.europa.eu/project/id/952622/es. Accessed 15 Dec 2023

  2. SHA-2 Hash Function Test Vectors for Hashing Bit-Oriented Messages. https://csrc.nist.gov/CSRC/media/Projects/Cryptographic-Algorithm-Validation-Program/documents/shs/shabittestvectors.zip. Accessed 4 Sept 2023

  3. SHA-2 Hash Function Test Vectors for Hashing Byte-Oriented Messages. https://csrc.nist.gov/CSRC/media/Projects/Cryptographic-Algorithm-Validation-Program/documents/shs/shabytetestvectors.zip. Accessed 4 Sept 2023

  4. Digital signature standard (DSS). Technical report (2023). https://doi.org/10.6028/nist.fips.186-5

  5. Hadipourh AES Repository (2001). https://github.com/hadipourh/AES-VHDL

  6. Advanced Encryption Standard (AES) (2001). https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf

  7. Advanced Encryption Standard (AES), FIPS Publication 197, National Institute of Standards and Technology (2001). https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf

  8. The Advanced Encryption Standard Algorithm Validation Suite (AESAVS) (2015). https://csrc.nist.gov/CSRC/media/Projects/Cryptographic-Algorithm-Validation-Program

  9. Arshad, A., Kundi, D.e.S., Aziz, A.: Compact implementation of SHA3-512 on FPGA. In: Conference on Information Assurance and Cyber Security (CIACS), pp. 29–33 (2014). https://doi.org/10.1109/CIACS.2014.6861327

  10. Bhasin, S., et al.: Secure your SOC: building system-an-chip designs for security. In: 2020 IEEE 33rd International System-on-Chip Conference (SOCC), pp. 248–253 (2020). https://doi.org/10.1109/SOCC49529.2020.9524760

  11. Camacho-Ruiz, E., Sánchez-Solano, S., Martínez-Rodríguez, M.C., Brox, P.: A complete SHA-3 hardware library based on a high efficiency Keccak design. In: IEEE Nordic Circuits and Systems Conference 2023 (2023, accepted)

    Google Scholar 

  12. Goksoy, A.A., Hassan, S., Krishnakumar, A., Marculescu, R., Akoglu, A., Ogras, U.Y.: Theoretical validation and hardware implementation of dynamic adaptive scheduling for heterogeneous systems on chip. J. Low Power Electron. Appl. 13(4) (2023). https://doi.org/10.3390/jlpea13040056. https://www.mdpi.com/2079-9268/13/4/56

  13. Josefsson, S., Liusvaara, I.: Edwards-Curve Digital Signature Algorithm (EdDSA). RFC 8032 (2017). https://doi.org/10.17487/RFC8032

  14. Martínez-Rodríguez, M.C., Rojas-Muñoz, L.F., Camacho-Ruiz, E., Sánchez-Solano, S., Brox, P.: Efficient RO-PUF for generation of identifiers and keys in resource-constrained embedded systems. Cryptography 6(4) (2022). https://doi.org/10.3390/cryptography6040051. https://www.mdpi.com/2410-387X/6/4/51

  15. Rojas-Muñoz, L.F., Sánchez-Solano, S., Martínez-Rodríguez, M.C., Brox, P.: On-line evaluation and monitoring of security features of an RO-based PUF/TRNG for IoT devices. Sensors 23(8) (2023). https://doi.org/10.3390/s23084070. https://www.mdpi.com/1424-8220/23/8/4070

  16. Rosero-Montalvo, P.D., István, Z., Hernandez, W.: A survey of trusted computing solutions using FPGAS. IEEE Access 11, 31583–31593 (2023). https://doi.org/10.1109/ACCESS.2023.3261802

    Article  Google Scholar 

  17. The Secure Hash Algorithm Validation System (SHAVS) (2014). https://csrc.nist.gov/CSRC/media/Projects/Cryptographic-Algorithm-Validation-Program/documents/shs/SHAVS.pdf

  18. Cryptographic Algorithm Validation Program (CAVP) (2016). https://csrc.nist.gov/Projects/Cryptographic-Algorithm-Validation-Program/Secure-Hashing#shavs

  19. Zhang, Z., et al.: High-efficiency parallel cryptographic accelerator for real-time guaranteeing dynamic data security in embedded systems. Micromachines 12(5) (2021). https://doi.org/10.3390/mi12050560. https://www.mdpi.com/2072-666X/12/5/560

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Luis F. Rojas-Muñoz .

Editor information

Editors and Affiliations

Ethics declarations

Disclosure of Interests

The authors have no competing interests to declare that are relevant to the content of this article.

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Rojas-Muñoz, L.F. et al. (2024). Cryptographic Security Through a Hardware Root of Trust. In: Skliarova, I., Brox Jiménez, P., Véstias, M., Diniz, P.C. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2024. Lecture Notes in Computer Science, vol 14553. Springer, Cham. https://doi.org/10.1007/978-3-031-55673-9_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-55673-9_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-55672-2

  • Online ISBN: 978-3-031-55673-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics