Skip to main content

Modeling and Analyzing Timing Faults in Transaction Level SystemC Programs

  • Conference paper
Stabilization, Safety, and Security of Distributed Systems (SSS 2013)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 8255))

Included in the following conference series:

Abstract

In order to increase design productivity of SoC (System on Chip) systems, there is a need to move from implementation-driven design at Register Transfer Language (RTL) to higher levels of abstraction. This move introduces a shift in the development of electronic systems, which has been put into practice as Electronic System Level (ESL) design. The importance of ESL has become reality with Transaction Level Modeling (TLM) standard TLM-2.0 [1]. The C++-based system modeling language SystemC perfectly supports TLM and hence is well-accepted for ESL design in industry.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Transaction-Level Modeling (TLM) 2.0 Reference Manual, http://www.systemc.org/downloads/standards/

  2. Herber, P., Pockrandt, M., Glesner, S.: Transforming systemc transaction level models into uppaal timed automata. In: Singh, S., Jobstmann, B., Kishinevsky, M., Brandt, J. (eds.) MEMOCODE, pp. 161–170. IEEE (2011)

    Google Scholar 

  3. Ebnenasir, A., Hajisheykhi, R., Kulkarni, S.S.: Facilitating the design of fault tolerance in transaction level systemc programs. Theor. Comput. Sci. 496, 50–68 (2013)

    Article  MathSciNet  Google Scholar 

  4. Hajisheykhi, R., Ebnenasir, A., Kulkarni, S.: Analysis of permanent, transient, and message faults in transaction level systemc programs, Tech. Rep. MSU-CSE-13-6, Department of Computer Science, Michigan State University, East Lansing, Michigan (July 2013)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer International Publishing Switzerland

About this paper

Cite this paper

Hajisheykhi, R., Ebnenasir, A., Kulkarni, S.S. (2013). Modeling and Analyzing Timing Faults in Transaction Level SystemC Programs. In: Higashino, T., Katayama, Y., Masuzawa, T., Potop-Butucaru, M., Yamashita, M. (eds) Stabilization, Safety, and Security of Distributed Systems. SSS 2013. Lecture Notes in Computer Science, vol 8255. Springer, Cham. https://doi.org/10.1007/978-3-319-03089-0_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-03089-0_25

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-03088-3

  • Online ISBN: 978-3-319-03089-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics