Abstract
In Digital Signal Processing (DSP), Field Programmable Gate Arrays (FPGAs) are becoming ubiquitous for their capability to process massive amount of data in parallel maintaining the flexibility of the software approach. FPGA chips of major vendors also support partial dynamic programming, namely the ability to change the functionality of portions of FPGA while the rest of the functionalities remain active. In this way, partial reconfiguration of the FPGA requires a fast reload of a partial bitstream. To this purpose, an improvement of the reconfiguration speed (with the contemporary reduction of the memory occupancy) is obtained by compressing the bitstreams. High performance on board decompressors are required to speed-up the reconfiguration operation. In this paper a new hardware oriented technique for the bitstream compression and decompression is proposed. This technique maintains good compression factors and correspond to a very simple and fast hardware architecture for the compressor block.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Huebner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time configuration code decompression for dynamic FPGA self-reconfiguration. In: Parallel and Distributed Processing Symposium, Inter-national, p. 138b, 18th International Parallel and Distributed Processing Symposium (IPDPS’04)—Workshop 3, 2004
Koch, D., Beckhoff, C., Teich, J.: Hardware decompression techniques for FPGA-based embedded systems. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 2, 9 (2009)
Ziv, J., Lempel, A.: A universal algorithm for sequential data compression. IEEE Trans. inf. theory 23(3), 337–343 (1977)
Salomon, D.: Data Compression—The Complete Reference. Springer, New York (2004)
Xilinx: Partial reconfiguration user guide (2011). http://www.xilinx.com
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Cardarilli, G.C., Re, M., Shuli, I. (2014). High Performance Bit-Stream Decompressor for Partial Reconfigurable FPGAs. In: De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. Lecture Notes in Electrical Engineering, vol 289. Springer, Cham. https://doi.org/10.1007/978-3-319-04370-8_12
Download citation
DOI: https://doi.org/10.1007/978-3-319-04370-8_12
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-04369-2
Online ISBN: 978-3-319-04370-8
eBook Packages: EngineeringEngineering (R0)