Abstract
The increasing demand of on-board real-time processing represents one of the critical issues in forthcoming scientific and commercial European space missions. Faster and faster signal and image processing algorithms are required to accomplish planetary observation, surveillance, Synthetic Aperture Radar imaging and telecommunications, especially due to the importance of elaborate the sensing data before sending them to the Earth, in order to exploit effectively the bandwidth to the ground station. The only available space-qualified Digital Signal Processor (DSP) free of International Traffic in Arms Regulations restrictions (ATMEL TSC21020) faces a poor performance of 60 MFLOPs peak, and it is becoming inadequate to fulfill the computation demand of the space missions. For this reason, the development of a new generation of space-qualified DSP is well known in the European space community. The space-qualified DSP architecture proposed in this work fills the gap between the computational requirements and the available devices. Additionally, it has been implemented using technologies available in Europe without any restriction. The DSP processor leverages a pipelined and massively parallel core based on the Very Long Instruction Word paradigm, with 64 registers and 8 operational units. The rest of the System-on-Chip architecture consists in the instruction and the data cache memories, the memory controllers and two SpaceWire interfaces. The processor, implemented in CMOS 65 nm technology, reaches an operational frequency of 120 MHz and area occupation of around 350 Kgates. The correlated Software Development Environment (SDE), with compiler, assembler, linker, debugger and instruction-level simulator, allows for an easy programming of the device in C language.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Trautner, R., Vitulli R.: Ongoing developments of future payload data processing platform at ESA (2010)
ATMEL TSC21020F, available: http://www.atmel.com/devices/tsc21020f.aspx
Hult, T., et al.: The ExoMars rover vehicle OBC. In: Proceedings of DASIA Conference (2010)
EUCLID M-class mission. Available at http://sci.esa.int/euclid
PLATO M-class mission. Available at http://sci.esa.int/plato
Meteosat Third Generation Infrared Sounder Mission. Available at http://www.eumetsat.int
European Space Next Generation Processor for On Board Payload Data Processing Application. ESA Round Table Synthesis (2007)
Errico, W., Cordiviola, E., Fanucci, L., Saponara, S., Donati, M., Nuzzolo, F., Leupers, R., Odendahl, M., et al.: DSPACE: a new space DSP development. In: Proceedings of DASIA Conference 701, 1–6 (2012)
Odendahl, M., Yakoushkin, S., Leupers, R., Errico, W., Donati, M., Fanucci, L.: A next generation digital signal processor for European space missions. In: Proceedings of ESTEL 2012 Conference (2012)
ESA Next Generation Space Digital Signal Processor Software Benchmark. TECEDP / 2008.18/RT (2008)
Acknowledgments
The research leading to these results has received funding from the European Community’s Seventh Framework Programme (FP7/2007–2013) under grant agreement n\(^\circ \)262798.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Donati, M. et al. (2014). A New Space Digital Signal Processor Design. In: De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. Lecture Notes in Electrical Engineering, vol 289. Springer, Cham. https://doi.org/10.1007/978-3-319-04370-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-04370-8_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-04369-2
Online ISBN: 978-3-319-04370-8
eBook Packages: EngineeringEngineering (R0)