Abstract
Recently, semiconductor counterfeiting has become serious problems due to the advancement of reverse engineering technologies. The physical unclonable function (PUF) is now attracting attention as a technique to prevent counterfeiting. The PUF utilizes each device's analog characteristics, which are generated by variations on LSI manufacturing, as a measure for individual identification. However, the vulnerability of PUF to machine learning attacks has been pointed out. Therefore, it is important to examine the vulnerability of PUF from a view point of hardware security. This paper discusses the vulnerability of the proposed 4-MUXs PUF for attack using support vector machine (SVM). Experiments show superior resistance for SVM attacks in comparison with conventional PUF.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Nikkei Electronics(in Japanese) http://techon.nikkeibp.co.jp/NE/
M.Yoshikawa, A.Naruse, "Multiplexing aware arbiter physical unclonable function", Proc. of IEEE. International Conference on Information Reuse and Integration, pp.639-644, 2012.
S.Kiryu, K.Asahi, M.Yoshikawa, "Modeling and Attack for 4-MUXs based PUF", Proc. International Conference on Security and Management, 2014.
Jae W. Lee,D. Lim, B. Gassend, G. E. Suh, M. vanDijk, and S. Debadas, "A Technique to Build a SecretKey in Integrated Circuits for Identification and Authentication Applications", in Proceedings of the IEEE VLSI Circuits Symposium, pp.176-179, 2004.
U. Ruhrmair, F. Sehnke, J. Solter, G. Dror, S. Devadas, J. Schmidhuber, "Modeling Attacks on Physical Unclonable Functions", in Proc. of ACM Conference on Computer and Communications Security, pp.237-249, 2010.
Daihyun Lim., "Extracting Secret Keys from Integrated Circuits.2, Msc thesis, MIT, 2004.
S. Kumar, J. Guajardo, R. Maes, G.J. Schrijen and P. Tuyls, "The Buttefly PUF: Protecting IP on every FPGA", Proc. of IEEE International Workshop on Hardware Oriented Security and Trust, pp.67–70, 2008.
Acknowledgment
This research was supported by Japan Science and Technology Agency (JST), Core Research for Evolutional Science and Technology (CREST).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Kiryu, S., Asahi, K., Yoshikawa, M. (2015). Vulnerability evaluation of multiplexing PUF for SVM attacks. In: Selvaraj, H., Zydek, D., Chmaj, G. (eds) Progress in Systems Engineering. Advances in Intelligent Systems and Computing, vol 366. Springer, Cham. https://doi.org/10.1007/978-3-319-08422-0_31
Download citation
DOI: https://doi.org/10.1007/978-3-319-08422-0_31
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-08421-3
Online ISBN: 978-3-319-08422-0
eBook Packages: EngineeringEngineering (R0)