Abstract
Since System on Chip (SoC) systems, where integrates all components of a computer or other electronic system into a single chip, are typically used for critical scenarios, it is desirable to analyze the impact of faults on them. However, fault-impact analysis is difficult at the RTL level due to the high integrity of SoC systems and different levels of abstraction provided by modern system design languages such as SystemC. Thus, modeling faults and impact analysis at different levels of abstraction is an important task and introduces dependability-related issues from the early phases of design. In this paper, we present a method for modeling and analyzing faults in SystemC TLM programs. The proposed method includes three steps, namely timed model extraction, fault modeling and fault analysis. We use UPPAAL timed automata to formally model the SystemC TLM programs and monitor how the models behave in the presence of faults. We analyze three case studies, two with Loosely-Timed coding style, and the other with Approximately-Timed coding style.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Open SystemC Initiative (OSCI): Defining and advancing SystemC standard IEEE 1666-2005, http://www.systemc.org/
Transaction-Level Modeling (TLM) 2.0 Reference Manual, http://www.systemc.org/downloads/standards/
Fin, A., Fummi, F., Martignano, M., Signoretto, M.: SystemC: A homogenous environment to test embedded systems. In: Proceedings of the Ninth International Symposium on Hardware/Software Codesign, CODES 2001, pp. 17–22 (2001)
Harris, I.G.: Fault models and test generation for hardware-software covalidation. IEEE Design and Test of Computers 20(4), 40–47 (2003)
Blanc, N., Kroening, D.: Race analysis for SystemC using model checking. ACM Transactions on Design Automation of Electronic Systems 15(3), 21:1–21:32 (2010)
Cimatti, A., Griggio, A., Micheli, A., Narasamdya, I., Roveri, M.: KRATOS: A software model checker for SystemC. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 310–316. Springer, Heidelberg (2011)
Habibi, A., Moinudeen, H., Tahar, S.: Generating finite state machines from SystemC. In: Gielen, G.G.E. (ed.) DATE Designers’ Forum, European Design and Automation Association, Leuven, Belgium, pp. 76–81 (2006)
Niemann, B., Haubelt, C.: Formalizing TLM with Communicating Stat Machines. In: Proceedings of Forum on Specification and Design Languages (FDL 2006), pp. 285–292 (2006)
Ebnenasir, A., Hajisheykhi, R., Kulkarni, S.S.: Facilitating the design of fault tolerance in transaction level systemc programs. Theor. Comput. Sci. 496, 50–68 (2013)
Le, H.M., Große, D., Drechsler, R.: Automatic TLM Fault Localization for SystemC. IEEE Trans. on CAD of Integrated Circuits and Systems 31(8), 1249–1262 (2012)
Le, H.M., Große, D., Drechsler, R.: Scalable fault localization for systemc tlm designs. In: Macii, E. (ed.) DATE, EDA Consortium, pp. 35–38. ACM DL, San Jose (2013)
Bombieri, N., Fummi, F., Pravadelli, G.: A Mutation Model for the SystemC TLM 2.0 Communication Interfaces. In: DATE, pp. 396–401. IEEE (2008)
Herber, P., Pockrandt, M., Glesner, S.: Transforming SystemC Transaction Level Models into UPPAAL timed automata. In: Singh, S., Jobstmann, B., Kishinevsky, M., Brandt, J. (eds.) MEMOCODE, pp. 161–170. IEEE (2011)
Behrmann, G., David, A., Larsen, K.G.: A tutorial on uppaal. In: Bernardo, M., Corradini, F. (eds.) SFM-RT 2004. LNCS, vol. 3185, pp. 200–236. Springer, Heidelberg (2004)
Hajisheykhi, R., Ebnenasir, A., Kulkarni, S.S.: Modeling and analyzing timing faults in transaction level systemc programs. In: Palesi, M., Mak, T.S.T., Daneshtalab, M. (eds.) NoCArc@MICRO, pp. 65–68. ACM (2013)
Alur, R., Dill, D.L.: A Theory of Timed Automata. Theor. Comput. Sci. 126(2), 183–235 (1994)
Buttazzo, G.C.: Hard Real-Time Computing Systems. Springer, New York (2011)
Iyer, R.K., Rossetti, D.J., Hsueh, M.-C.: Measurement and modeling of computer reliability as affected by system activity. ACM Trans. Comput. Syst. 4(3), 214–237 (1986)
Hajisheykhi, R., Ebnenasir, A., Kulkarni, S.S.: Analysis of permanent faults in transaction level systemc models. In: ADSN (2014)
Getting Started with TLM-2.0, http://www.doulos.com/knowhow/systemc/tlm2/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Hajisheykhi, R., Ebnenasir, A., Kulkarni, S.S. (2014). Evaluating the Effect of Faults in SystemC TLM Models Using UPPAAL. In: Giannakopoulou, D., Salaün, G. (eds) Software Engineering and Formal Methods. SEFM 2014. Lecture Notes in Computer Science, vol 8702. Springer, Cham. https://doi.org/10.1007/978-3-319-10431-7_13
Download citation
DOI: https://doi.org/10.1007/978-3-319-10431-7_13
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-10430-0
Online ISBN: 978-3-319-10431-7
eBook Packages: Computer ScienceComputer Science (R0)