Abstract
Conventional software speculative parallel models are facing challenges due to the increasing number of the processor core and the diversification of the application. The speculation accuracy is one of the key factors to the performance of software speculative parallel model. In this paper, we proposed a novel value prediction mechanism named Inter-thread Fetching Value Prediction(IFVP). It supports a speculative thread to read the values of conflict variables speculatively from another speculative thread. This method can remarkably reduce the miss speculation rate in a loop to be parallelized with cross-iter dependencies. We have proved that the IFVP can improve the speculation accuracy by about 19.1% on the average, and can improve the performance by about 37.1% on the average, compared with the conventional models without value prediction.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Feng, M., Gupta, R., Hu, Y.: SpiceC: Scalable parallelism via implicit copying and explicit Commit. In: 16th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2011), pp. 69–79. ACM, New York (2011)
Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: log-based transactional memory. In: 12th International Symposium on High-Performance Computer Architecture (HPCA 2006), pp. 254–265. IEEE, Piscataway (2006)
Saha, B., Adl-Tabatabai, A.-R., Jacobson, Q.: Architectural Support for Software Transactional Memory. In: 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2006), pp. 185–196. IEEE, Piscataway (2006)
Prabhu, M.K., Olukotun, K.: Using thread-level speculation to simplify manual parallelization. In: 9th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2003), pp. 1–12. ACM, New York (2003)
Ioannou, N., Cintra, M.: Complementing User-Level Coarse-Grain Parallelism with Implicit Speculative Parallelism. In: 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2011), pp. 284–295. ACM, New York (2011)
Ding, C., Shen, X., Kelsey, K., Tice, C., Huang, R., Zhang, C.: Software behavior oriented parallelization. In: 28th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2007), pp. 223–234. ACM, New York (2007)
Tian, C., Feng, M., Nagarajan, V., Gupta, R.: Copy or Discard execution model for speculative parallelization on multicores. In: 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2008), pp. 330–341. IEEE, Piscataway (2008)
Liu, S., Eisenbeis, C., Gaudiot, J.-L.: Speculative Execution on GPU: An Exploratory Study. In: 39th International Conference on Parallel Processing (ICPP 2010), pp. 453–461. IEEE, Piscataway (2010)
Xu, F., Shen, L., Wang, Z., Guo, H., Su, B., Chen, W.: HEUSPEC: A Software Speculation Parallel Model. In: 42nd International Conference on Parallel Processing (ICPP 2013), pp. 621–630. IEEE, Piscataway (2013)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Xu, F., Shen, L., Wang, Z., Guo, H., Su, B., Chen, W. (2014). Improving Speculation Accuracy with Inter-thread Fetching Value Prediction. In: Sun, Xh., et al. Algorithms and Architectures for Parallel Processing. ICA3PP 2014. Lecture Notes in Computer Science, vol 8631. Springer, Cham. https://doi.org/10.1007/978-3-319-11194-0_19
Download citation
DOI: https://doi.org/10.1007/978-3-319-11194-0_19
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-11193-3
Online ISBN: 978-3-319-11194-0
eBook Packages: Computer ScienceComputer Science (R0)