Skip to main content

Abstract

Explaining the workings of a processor can be done in several ways. Just a written explanation, some pictures, a simulator program or a real hardware demo. The research presented here is based on the idea that a slowly working hardware demo could be a nice tool to explain to IT students the inner workings of a processor.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Aho, A., Lam, M., Sethi, S., Ullman, J.: Compilers: Principles, Techniques and Tools, 2nd edn. Pearson, New York (2006)

    Google Scholar 

  2. Dandamudi, S.: Guide to RISC Processors: For Programmers and Engineers. Springer, New York (2005)

    Google Scholar 

  3. Dijkstra, E.: Go to considered harmful. Commun. ACM 11(3), 147–148 (1968)

    Article  MathSciNet  Google Scholar 

  4. Flynn, M.J.: Computer Architecture: Pipelined and Parallel Processor Design. Jones & Bartlett, Boston (1995)

    Google Scholar 

  5. Frantzen, M., Shuey, M.: Stackghost: Hardware facilitated stack protection. In: Proceedings of the 10th Usenix Security Symposium, USENIX 10, pp. 55–66 (2001)

    Google Scholar 

  6. Hanson, D., Fraser, C.: A Retargetable C Compiler: Design and Implementation. Addison-Wessley, Reading (1995)

    MATH  Google Scholar 

  7. Smith, J., Nair, R.: Virtual Machines. Elsevier Inc., Amsterdam (2005)

    MATH  Google Scholar 

  8. Tanenbaum, A., Austin, T.: Structured Computer Organisation. Prentice Hall, Englewood Cliffs (2012)

    Google Scholar 

  9. Zomaya, A., Katevenis, M.: RISC Architectures, Chap 20 in The Book: Parallel and Distributed Computing Handbook. McGraw-Hill, New York (1995)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Leo van Moergestel .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

van Moergestel, L., Vermond, L., van Nieuwland, K., Meyer, JJ. (2014). A Demo Processor as an Educational Tool. In: Ermolayev, V., Mayr, H., Nikitchenko, M., Spivakovsky, A., Zholtkevych, G. (eds) Information and Communication Technologies in Education, Research, and Industrial Applications. ICTERI 2014. Communications in Computer and Information Science, vol 469. Springer, Cham. https://doi.org/10.1007/978-3-319-13206-8_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-13206-8_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-13205-1

  • Online ISBN: 978-3-319-13206-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics