Abstract
Field programmable gate arrays are used as a core component in many safety and mission critical applications. In most cases these systems will be continuously exposed to radiations and change in temperature and pressure. This can result in defects within the IC which leads to malfunctioning or total system failure before mission completion. Traditionally, fault tolerance in FPGA is achieved by using spare cells to replace a faulty cell. Higher fault coverage demands more number of spares. So there is a need to develop a repair strategy with minimal hardware overhead capable to respond to defects without bothering system performance. The paper discusses a Built-in-Self-Repair (BISR) approach for FPGA based reconfigurable systems with limited number of spares, reduced area overhead, routing complexity and maximum resource utilization. The key concept used in this BISR is relocation of reconfigurable modules using dynamic runtime partial reconfiguration. This is an on-line repair method which can be used to handle multiple faults without affecting system functioning and throughput. The efficient placement of relocated module helps handle more number of faults with least area overhead and routing complexity. According to the required lifetime of the system the designer can flexibly use this method to maintain fault coverage until mission completion.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Akoglu, A., Sreeramareddy, A., Josiah, J.G.: FPGA based distributed self healing architecture for reusable systems. Cluster Comput. 12(3), 269–284 (2009)
Hagemeyer, J., Boris K., Markus, K., Mario, P.: Design of homogeneous communication infrastructures for partially reconfigurable FPGAs. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’07) (2007)
Mange, D., Sanchez, E., Stauffer, A., Tempesti, G., M, P., Piguet, C.: Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties. IEEE Trans Very Large Scale Integr. (VLSI) Syst. 6(3), 387–399 (1998)
Kim, S., Chu, H., Yang, I., Hong, S., Jung, S.H., Cho, K.-H.: A hierarchical self-repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory circuits. IEEE Trans Very Large Scale Integr. (VLSI) Syst. 20(12), 2315–2328 (2012)
Lyons, R.E., Vanderkulk, W.: The use of triple-modular redundancy to improve computer reliability. IBM J. Res. Dev. 6(2), 200–209 (1962)
Pratt, B., Caffrey, M., Graham, P., Morgan, K., Wirthlin, M.: Improving FPGA design robustness with partial TMR. In: 44th Annual Reliability Physics Symposium Proceedings, 2006. IEEE International, pp. 226–232. IEEE (2006)
Lala Parag, K., Kiran Kumar, B., Patrick Parkerson, J.: On self-healing digital system design. Microelectron. J. 37(4), 353–362 (2006)
Pradeep, C., Radhakrishnan, R., Samuel, P.: Fault recovery algorithm using king spare allocation and shortest path shifting for reconfigurable systems. J. Theoret. Appl. Inf. Technol. 61(2) (2014)
Ashraf, R., DeMara, R.F.: Scalable FPGA refurbishment using netlist-driven evolutionary algorithms. IEEE Trans. Comput. 62(8), 1526–1541 (2013)
Al-Haddad, R., Oreifej, R., Ashraf, R.A., DeMara, R.F.: Sustainable modular adaptive redundancy technique emphasizing partial reconfiguration for reduced power consumption. Int. J. Reconfig. Comput. 2011 (2011)
Horta, E.L., Lockwood, J.W.: Automated method to generate bitstream intellectual property cores for Virtex FPGAs. In Field Programmable Logic and Application, pp. 975–979. Springer, Berlin, Heidelberg (2004)
Kalte, H., Lee, G., Porrmann, M., Rückert, U.: Replica: a bitstream manipulation filter for module relocation in partial reconfigurable systems. In: Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International, pp. 151b–151b. IEEE (2005)
Compton, K., Li, Z., Cooley, J., Knol, S., Hauck, S.: Configuration relocation and defragmentation for run-time reconfigurable computing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(3), 209–220 (2002)
Farooq, U., Marrakchi, Z., Mehrez, H.: FPGA architectures: an overview. In: Tree-based Heterogeneous FPGA Architectures, pp. 7–48. Springer, New York (2012)
Nath, Sasamal Trailokya, Prasad, Rajendra: Module based and difference based implementation of partial reconfiguration on FPGA: A review. International Journal of Engineering Research and Applications (IJERA) 1(4), 1898–1903 (2011)
Joseph, S., Baskaran, K.: Performance analysis of various fragmentation techniques in runtime partially reconfigurable FPGA. Int. J. Comput. Appl. 94(8) (2014)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Eapen, M.E., Pradeep, C., Varghese, A.A., Nair, J.M. (2016). Placement Strategies for Faulty Cells in Module Relocation Based BISR Approach. In: Snášel, V., Abraham, A., Krömer, P., Pant, M., Muda, A. (eds) Innovations in Bio-Inspired Computing and Applications. Advances in Intelligent Systems and Computing, vol 424. Springer, Cham. https://doi.org/10.1007/978-3-319-28031-8_38
Download citation
DOI: https://doi.org/10.1007/978-3-319-28031-8_38
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-28030-1
Online ISBN: 978-3-319-28031-8
eBook Packages: EngineeringEngineering (R0)