Abstract
Nowadays programmable logic structures are commonly used in cryptology. FPGA implementations of cryptographic and cryptanalytic algorithms combine advantages of an ASIC and a software, offering both great data processing speed and flexibility. In this paper, we present the design and implementation of a system for rapid rainbow tables’ generation. Rainbow tables are commonly used for cryptanalysis of hash functions. The presented approach shows that proposed method may compete with CPU-based approaches when performance is considered, as well as computational complexity, while maintaining low level of programmable structures’ logic element utilization.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Koç, Ç.K. (ed.): Cryptographic Engineering. Springer, Berlin (2008)
Rodríguez-Henríquez, F., Saqib, N.A., Díaz-Pérez, A., Koç, Ç.K.: Cryptographic Algorithms on Reconfigurable Hardware. Springer, Berlin (2007)
Hulton, D., Pellerin, D.: Accelerating cryptography with FPGA clusters. http://mil-embedded.com/articles/accelerating-cryptography-fpga-clusters/
Shi, Z., Ma, C., Cote, J., Wang, B.: Hardware implementation of hash functions. In: Tehranipoor, M., Wang, C. (eds.) Introduction to Hardware Security and Trust. Springer, Berlin (2012)
Stevens, M.: Attacks on Hash Functions and Applications. CWI, Amsterdam (2012)
Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: “Time-memory trade-off Attack on FPGA”, platforms: UNIX password cracking. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006, LNCS 3985, pp. 323–334. Springer, Berlin (2006)
Pieprzyk, J., Hardjono, T., Seberry, J.: Fundamentals of Computer Security. Springer, Berlin (2003)
Oliveira, S., Soares, F., Flach, G., Johann, M., Reis, R.: Building a bitcoin miner on an FPGA. In: XXVII SIM—South Symposium on Microelectronics (2012)
Hellman, M.E.: A cryptanalytic time-memory trade-off. IEEE Trans. Inf. Theor. 26(4) (1980)
Oechslin, P.: Making a faster cryptanalytic time-memory trade-off. In: Advance in Cryptology—CRYPTO 2003, LNCS 2729, p. 617 (2003)
Terasic: DE5-Net FPGA Development Kit. http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=158&No=526
Pieprzyk, J., Sadeghiyan, B.: Design of Hashing Algorithms. Springer, Berlin (1993)
FIPS 180-4: Secure Hash Standard (SHS). http://csrc.nist.gov/publications/fips/fips180-4/fips-180-4.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Bieniasz, J., Skowron, K., Trzepiński, M., Rawski, M., Sapiecha, P., Tomaszewicz, P. (2016). Hardware Implementation of Rainbow Tables Generation for Hash Function Cryptanalysis. In: Grzech, A., Borzemski, L., Świątek, J., Wilimowska, Z. (eds) Information Systems Architecture and Technology: Proceedings of 36th International Conference on Information Systems Architecture and Technology – ISAT 2015 – Part II. Advances in Intelligent Systems and Computing, vol 430. Springer, Cham. https://doi.org/10.1007/978-3-319-28561-0_15
Download citation
DOI: https://doi.org/10.1007/978-3-319-28561-0_15
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-28559-7
Online ISBN: 978-3-319-28561-0
eBook Packages: EngineeringEngineering (R0)