Abstract
In this work we present a methodology to design the next generation of real-time vision processors. These processors are expected to achieve high throughput with complex applications, under real-time embedded constraints (time, fault-tolerance, silicon area and power consumption). To achieve these goals, we propose the fusion of two key concepts: the Focal-Plane Image Processing (FPIP) and the Many-Core architectures. We show the concepts and ideas to build-up a methodology able to offer both design space exploration, and a customized programming toolchain for the final architecture. We present implementation details and results for working parts of the framework, and partial results and general comments about the work-in-progress.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Opencv: Open source computer vision. Technical report. www.opencv.org
El Gamal, A., Fowler, B.A., Yang, D. X.: Pixel-level processing: why, what, and how? In: Proceedings of the SPIE, Sensors, Cameras, and Applications for Digital Photography, vol. 3650 (1999)
Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Czajkowski, T., Brown, S.D., Anderson, J.H.: LegUp: an open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Trans. Embed. Comput. Syst. (TECS) 13(2), 24 (2013)
Corporaal, H.: Microprocessor architectures: from VLIW to TTA (1997)
Eusse, J., Williams, C., Leupers, R.: Coex: a novel profiling-based algorithm/architecture co-exploration for ASIP design. In: 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1–8, July 2013
Fossum, E.R., Kemeny, S.: Camera on a chip. In: The World and I, pp. 178–185 (1996)
Hoozemans, J., Wong, S., Al-Ars, Z.: Using VLIW softcore processors for image processing applications. In: Proceedings of the 15th International Conference on Systems, Architectures, Modeling and Simulation (SAMOS) (2015)
Openvx 1.01 specification. Technical report (2015). https://www.khronos.org/openvx/
Kehtarnavaz, N., Gamadia, M.: Real-time image and video processing: from research to reality. Synth. Lect. Image Video Multimedia Process. 2(1), 1–108 (2006)
Lattner, C., Adve, V.: LLVM: a compilation framework for lifelong program analysis & transformation. In: 2004 International Symposium on Code Generation and Optimization, CGO 2004, pp. 75–86. IEEE (2004)
Mori, J., Huebner, M.: A high-level analysis of a multi-core vision processor using systemC and TLM2.0. In: 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1–6, December 2014
Mori, J.Y., Llanos, C., Huebner, M.: A framework to the design and programming of many-core focal-plane vision processors. In: 2015 International Conference on Embedded and Ubiquitous Computing (2015)
Sepulveda, M., Diguet, J.-P., Strum, M., Gogniat, G.: NoC-based protection for SoC time-driven attacks. IEEE Embed. Syst. Lett. 7(1), 7–10 (2015)
Trajkovic, J., Gajski, D.D.: Custom processor core construction from C code. In: 2008 Symposium on Application Specific Processors, SASP 2008, pp. 1–6. IEEE (2008)
Viitanen, T., Kultala, H., Jaaskelainen, P., Takala, J.: Heuristics for greedy transport triggered architecture interconnect exploration. In: 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pp. 1–7, October 2014
Zarandy, Á.: Focal-Plane Sensor-Processor Chips. Springer, New York (2011)
Acknowledgment
The authors would like to acknowledge CAPES Foundation/Brazilian Ministry of Education (Science without Borders Program, Grant Process Nr. 9054-13-8) and the support received from the University of Brasilia.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Mori, J.Y., Werner, A., Shallufa, A., Fricke, F., Hübner, M. (2016). A Design Methodology for the Next Generation Real-Time Vision Processors. In: Bonato, V., Bouganis, C., Gorgon, M. (eds) Applied Reconfigurable Computing. ARC 2016. Lecture Notes in Computer Science(), vol 9625. Springer, Cham. https://doi.org/10.1007/978-3-319-30481-6_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-30481-6_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30480-9
Online ISBN: 978-3-319-30481-6
eBook Packages: Computer ScienceComputer Science (R0)