Abstract
Today’s High-Level Synthesis (HLS) tools significantly reduce the development time and offer a fast design-space exploration of compute intensive applications. The difficulty, however, to properly select the HLS optimizations leading to a high-performance design implementation drastically increases with the complexity of the application. In this paper we propose as extension for HLS tools a performance prediction for compute intensive applications consisting of multiple loops. We affirm that accurate performance predictions can be obtained by identifying and estimating all overheads instead of directly modelling the overall execution time. Such performance prediction is based on a cycle analysis and modelling of the overheads using the current HLS tools’ features. As proof of concept, our analysis uses Vivado HLS to predict the performance of a single-floating point matrix multiplication. The accuracy of the results demonstrates the potential of such kind of analysis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Crovella, M.E., et al.: The search for lost cycles: a new approach to parallel program performance evaluation. Rochester University NY Department of Computer Science (1993)
Crovella, M. E., et al.: Parallel performance prediction using lost cycles analysis. In: Proceedings of the ACM/IEEE Conference on Supercomputing, pp. 600–609. IEEE Computer Society Press (1994)
Park, J., et al.: Performance and area modeling of complete FPGA designs in the presence of loop transformations. IEEE Trans. Comput. 53(11), 1420–1435 (2004)
Zhong G., et al.: Design space exploration of multiple loops on FPGAs using high level synthesis. In: 32nd IEEE International Conference on Computer Design (ICCD), pp. 456–463. IEEE (2014)
Schafer, B.C., et al.: Divide and conquer high-level synthesis design space exploration. ACM Trans. Design Autom. Electron. Syst. (TODAES) 17(3), 29 (2012)
da Silva, B., et al.: Performance modeling for FPGAs: extending the roofline model with high-level synthesis tools. Int. J. Reconfigurable Comput. 7 (2013)
Xilinx. Xilinx logicore IP floating-point operator v6.1 product specification. Technical report, Xilinx (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
da Silva, B., Lemeire, J., Braeken, A., Touhafi, A. (2016). A Lost Cycles Analysis for Performance Prediction using High-Level Synthesis. In: Bonato, V., Bouganis, C., Gorgon, M. (eds) Applied Reconfigurable Computing. ARC 2016. Lecture Notes in Computer Science(), vol 9625. Springer, Cham. https://doi.org/10.1007/978-3-319-30481-6_28
Download citation
DOI: https://doi.org/10.1007/978-3-319-30481-6_28
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30480-9
Online ISBN: 978-3-319-30481-6
eBook Packages: Computer ScienceComputer Science (R0)