Abstract
General Purpose Graphics Processing Units (GPGPUs) are increasingly adopted thanks to their high computational capabilities. GPGPUs are preferable to CPUs for a large range of computationally intensive applications, not necessarily related to computer graphics. Within the high performance computing context, GPGPUs must require a large amount of resources and have plenty execution units. GPGPUs are becoming attractive for safety-critical applications where the phenomenon of transient errors is a major concern. In this paper we propose a novel transient error fault injection simulation methodology for the accurate simulation of GPGPUs applications during the occurrence of transient errors. The developed environment allows to inject transient errors within all the memory area of GPGPUs and into not user-accessible resources such as in streaming processors combinational logic and sequential elements. The capability of the fault injection simulation platform has been evaluated testing three benchmark applications including mitigation approaches. The amount of computational costs and time measured is minimal thus enabling the usage of the developed approach for effective transient errors evaluation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Sabena, D., Sonza Reorda, M., Sterpone, L., Rech, P., Carro, L.: On the evaluation of soft-errors detection techniques for GPGPUs. In: Proceedings of 8th Design and Test Symposium (IDT), pp. 1–6, December 2013
ESA COROT mission documentation (2014). http://www.esa.int/Our_Activities/Space_Science/COROT
Becker, J., Sander, O.: ARAMIS Project Overview (2013). http://www.across-project.eu/workshop2013/121108_ARAMIS_Introduction_HiPEAC_WS_V3.pdf
Sabena, D., Sonza Reorda, M., Sterpone, L., Rech, P., Carro, L.: Evaluating the radiation sensitivity of GPGPU caches: new algorithms and experimental results. Microelectron. Reliab. 54(11), 2621–2628 (2014). Elsevier
Battista Gomez, L., Capello, F., Carro, L., DeBardeleben, N., Fang, B., Gurumurthi, S., Pattabiraman, K., Rech, P., Sonza Reorda, M.: GPGPUs: how to combine high computational power with high reliability. In: Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1–9 (2014)
Rech, P., Aguiar, C., Frost, C., Carro, L.: An efficient and experimentally tuned software-based hardening strategy for matrix multiplication on GPUs. IEEE Trans. Nucl. Sci. 60(4), 2797–2804 (2013). Part. 1
Sabena, D., Sterpone, L., Carro, L., Rech, P.: Reliability evaluation of embedded GPGPUs for safety critical applications. IEEE Trans. Nucl. Sci. 61(6), 3123–3129 (2014)
Sabena, D., Sonza Reorda, M., Sterpone, L., Rech, P., Carro, L.: On the evaluation of soft-errors detection techniques for GPGPUs. In: 8th International Design and Test Symposium (IDT 2013), pp. 1–6, 16–18 December 2013
Tan, J., Goswami, N., Li, T., Fu, X.: Analyzing soft-error vulnerability on GPGPU microarchitecture. In: 2011 IEEE International Symposium on Workload Characterization (IISWC), pp. 226–235 (2011)
Fang, B., Wei, J., Pattabiraman, K., Ripeanu, M.: Towards building error resilient GPGPU applications. In: SC Companion: High Performance Computing, Networking Storage and Analysis (2012)
Collange, S., Daumas, M., Defour, D., Parello, D.: Barra: a parallel functional simulator for GPGPU. In: 18th Annual IEEE/ACM International Symposium on Modeling, pp. 351–360 (2010)
Bakhoda, A., Yuan, G.L., Fung, W.W.L., Wong, H., Aamodt, T.M.: Analyzing CUDA workloads using a detailed GPU simulator. In: ISPASS (2009)
Fung, W.W.L., Sham, I., Yuan, G., Aamodt, T.M.: Dynamic warp formation and scheduling for efficient GPU control flow. In: 40th IEEE/ACM International Simposium on Microarchitecture (2014)
Fang, B., Pattabiraman, K., Ripeanu, M., Gurumurthi, S.: GPU-Qin: a methodology for evaluating the error resilience of GPGPU applications. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 221–230 (2014)
Sterpone, L., Du, B., Azimi, S.: Radiation-induced single event transients modeling and testing on nanometric flash-based technology. Microelectron. Reliab. 55(9–10), 2087–2091 (2015)
NVIDIA CUDA programming guide, version 2.3.1, August 2009
Andryc, K., Merchant, M., Tessier, R.: FlexGrip: a soft GPGPU for FPGAs. In: International Conference on Field Programmable Technology, Kyoto, Japan, pp. 230–237, December 2013
IGLOO, ProASIC3, Smartfusion and Fusion Macro Library Guide for Software 9.0, p. 193, February 2010
Olivera, D.A.G., Rech, P., Pilla, L.L., Navaux, P.O.A., Carro, L.: GPGPUs ECC efficiency and efficacy. In: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 209–215 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Azimi, S., Du, B., Sterpone, L. (2016). A New Simulation-Based Fault Injection Approach for the Evaluation of Transient Errors in GPGPUs. In: Hannig, F., Cardoso, J.M.P., Pionteck, T., Fey, D., Schröder-Preikschat, W., Teich, J. (eds) Architecture of Computing Systems – ARCS 2016. ARCS 2016. Lecture Notes in Computer Science(), vol 9637. Springer, Cham. https://doi.org/10.1007/978-3-319-30695-7_29
Download citation
DOI: https://doi.org/10.1007/978-3-319-30695-7_29
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30694-0
Online ISBN: 978-3-319-30695-7
eBook Packages: Computer ScienceComputer Science (R0)