Abstract
A new security processor has been recently proposed which accepts the assembly code for arbitrary security algorithms, and executes it efficiently, thanks to its use of a data-flow architecture that distributes arithmetic and logical Function Units (FUs) over a number of Execution Regions (ERs). In this paper, a structured approach is presented to determine the optimal solution of the processor architecture in which one seeks the best combination of the number of ERs and the assignment of 27 FUs to these ERs. In order to cover the huge design space, a structured approach has been adopted which is based on the use of a powerful software simulator and the customization of the Genetic Algorithm NSGA-II for efficient optimization. Numerical results have been obtained and the optimal security processor architecture has been deduced by considering the AES Encryption algorithm as the reference assembly code.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Stallings, W.: Cryptography and Network Security: Principles and Practice, 6th edn. Prentice-Hall, Boston (2013)
Keating, G.: Performance analysis of AES candidates on the 6805 CPU core. In: Proceedings of the Second AES Candidate Conference, Rome, Italy, pp. 109–114 (1999)
Woodbury, A.D., Bailey, D.V., Paar, C.: Elliptic curve cryptography on smart cards without coprocessors. In: Domingo-Ferrer, J., Chan, D., Watson, A. (eds.) Proceedings of the Fourth Working Conference on Smart Card Research and Advanced Applications, pp. 71–92. Springer, Heidelberg (2001)
Bertoni, G., Breveglieri, L., Fragneto, P., Macchetti, M., Marchesin, S.: Efficient software implementation of AES on 32-bit platforms. In: Kaliski Jr., Burton S., Koç, Çetin Kaya, Paar, Christof (eds.) CHES 2002. LNCS, vol. 2523. Springer, Heidelberg (2003)
Atasu, K., Breveglieri, L., Macchetti, M.: Efficient AES implementations for ARM based platforms. In: Proceedings of the 2004 ACM Symposium on Applied Computing, SAC 2004, Cyprus, pp. 841–845 (2004)
Tillich, S., Großschädl, J.: Instruction set extensions for efficient AES implementation on 32-bit processors. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 270–284. Springer, Heidelberg (2006)
Drutarovsky, M., Varchola, M.: Cryptographic system on a chip based on ACTEL ARM7 soft-core with embedded true random number generator. Design and Diagnostics of Electronic Circuits and Systems, 1–6 (2008)
Verbauwhede, I., Schaumont, P., Kuo, H.: Design and performance testing of a 2.29-GB/s rijndael processor. IEEE J. Solid-State Circ. 38(3), 569–572 (2003)
Hämäläinen, P., Alho, T., Hännikäinen, M., Hämäläinen, T.D.: Design and implementation of low-area and low-power AES encryption hardware core. In: 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, pp. 577–583 (2006)
Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: The Third Advance Encryption Standard (AES3) Candidate Conference, New York, USA, April 13–14, 2000
Purnaprajna, M., Puttmann, C., Porrmann, M.: Power aware reconfigurable multiprocessor for elliptic curve cryptography. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2008), pp. 1462–1467. Munich, Germany (2008)
Hamalainen, P., Heikkinen, J., Hannikainen, M., Hamalainen, T.D.: Design of transport triggered architecture processors for wireless encryption. In: Proceedings of the 8th Euromicro Conference on Digital System Design, Washington, DC, USA, pp. 144–152 (2005)
Mei, B., Lambrechts, A., Mignolet, J.-Y., Verkest, D., Lauwereins, R.: Architecture exploration for a reconfigurable architecture template. IEEE Des. Test Comput. 22(2), 90–101 (2005)
Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: A coarse grained reconfigurable architectural template. IEEE Trans. VLSI 19(6), 1062–1074 (2011)
Lu, R., Han, J., Zeng, X.: A low-cost cryptographic processor for security embedded system. In: Asia and South Pacific Design Automation Conference (ASPDAC), Seoul, South Korea, 21-24 January, pp. 113-114 (2008)
Han, L., Han, J., Zeng, X., Lu, R., Zhao, J.: A programmable security processor for cryptography algorithms. In: 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008, 20–23 October 2008, pp. 2144–2147 (2008)
Li, C., Jiang, Y., Su, D., Xu, Y., Luo, Z.: A new design of low cost security coprocessor for portable electronic devices. In: 2010 International Conference on Communications and Mobile Computing, (CMC), 12–14 April (2010)
Farouk, H., El-Hadidi, M.T., Abou El Farag, A.: GALS-based LPSP: Implementation of a novel architecture for low power high performance security processors. In: 25th IEEE International Parallel and Distributed Processing Symposium, Anchorage (USA), May 16–20 (2011)
Farouk, H.: Design and Implementation of a Novel Low-Power Security Processor, Ph. D. Thesis, submitted to Department of Electronics and Electrical Communication Engineering, Cairo University (2011)
Corporaal, H.: Design of transport triggered architectures. In: Proceedings of the Fourth Great Lakes Symposium on Design Automation of High Performance VLSI Systems. GLSV (1994)
Advanced Encryption Standard (AES), November 2001, Fed. Inf. Process. Standards Pub (2001)
Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multi-objective genetic algorithm: NSGA-II. IEEE Trans. Evol. Comput. 6(2), 182–197 (2002)
Acknowledgements
This work has been funded by the National Telecommunication Regulatory Authority (NTRA) of Egypt.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
El-Hadidi, M., El-Sayed, H., Aslan, H., Osama, K. (2016). Structured Design Approach for an Optimal Programmable Synchronous Security Processor. In: Kim, Hw., Choi, D. (eds) Information Security Applications. WISA 2015. Lecture Notes in Computer Science(), vol 9503. Springer, Cham. https://doi.org/10.1007/978-3-319-31875-2_26
Download citation
DOI: https://doi.org/10.1007/978-3-319-31875-2_26
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-31874-5
Online ISBN: 978-3-319-31875-2
eBook Packages: Computer ScienceComputer Science (R0)