Abstract
This paper demonstrates the implementation of bit synchronization and delayed decision feedback equalization for Enhanced Data rates for GSM Evolution (EDGE) system on TMS320C6424 DSP. EDGE makes use of training sequence for channel estimation and inter symbol interference (ISI) cancellation by use of delayed decision feedback equalization. Modulated baseband in-phase (I) and quadrature (Q) signals are generated using Agilent E4438C Vector signal generator and faded using Agilent fading simulator, is used as input to the DSP. Bit Error Rate (BER) performance of uncoded bits for Packet Data Traffic Channel (PDTCH) meets the EDGE standards. Software implementation uses fixed-point C and Integrated Development Environment (IDE) used for development is code composer studio (CCS). Prototyped our design in Texas Instrument TMS320C6424 DSP and verified for all propagation models as per the EDGE standards. The design and hardware implementation of this Demodulator is done for C-DOT indigenous Shared GSM Radio Access Network (SGRAN) Base Transceiver Station (BTS) project.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Duel-Hallen, A., Heegard, C.: Delayed Decision-Feedback sequence estimation. IEEE Trans. Commun. 37(5), 428–436 (1989)
Al-Dhahir, N., Cioffi, J.M.: Fast computation of channel-estimate based equalizers in packet data transmission. IEEE Trans. Signal Process. 43(11), 2462–2473 (1995)
Steele, R.: Mobile Radio Communications. Pentech Press, London (1992)
GSM Recommendation 05.05.: Radio Transmission and Reception. Version 8.5.1 (1999)
GSM Recommendation 05.04.: Modulation. Version 8.5.1 (1999)
Goutam, P., Babu, K.M.N.: Bit synchronization and viterbi equalization for GSM BTS- hardware implementation on TMS320C6424 TI DSP. In: Digital Information and Communication Technology and it’s Applications, pp. 319–323. IEEE Press, Thailand (2012)
Texas Instruments. http://www.ti.com
Altera Corporation. http://www.altera.com
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Pulikanti, L., Goutam, P., Purushothaman, B., Dileep, K.G., Hari Prasad, S.V. (2017). Bit Synchronization and Delayed Decision Feedback Equalization for EDGE BTS - Hardware Implementation on TMS320C6424 TI DSP. In: Otung, I., Pillai, P., Eleftherakis, G., Giambene, G. (eds) Wireless and Satellite Systems. WiSATS 2016. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 186. Springer, Cham. https://doi.org/10.1007/978-3-319-53850-1_9
Download citation
DOI: https://doi.org/10.1007/978-3-319-53850-1_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-53849-5
Online ISBN: 978-3-319-53850-1
eBook Packages: Computer ScienceComputer Science (R0)