Abstract
This paper explores the use of dual-core lockstep as a fault-tolerance solution to increase the dependability in hard-core processors embedded in APSoCs. As a case study, we designed and implemented an approach based on lockstep to protect a dual-core ARM Cortex-A9 processor embedded into Zynq-7000 APSoC. Experimental results show the effectiveness of the proposed approach in mitigate around 91% of bit flips injected in the ARM registers. Also, it is observed that performance overhead depends on the application size, the number of checkpoints performed, and the checkpoint and rollback routines.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Siegle, F., et al.: Mitigation of radiation effects in sram-based fpgas for space applications. ACM Comput. Surv. 47(2), 37:1–37:34 (2015)
Normand, E.: Correlation of inflight neutron dosimeter and seu measurements with atmospheric neutron model. IEEE Trans. Nucl. Sci. 48(6), 1996–2003 (2001)
Azambuja, J., et al.: Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors. Springer International Publishing, Switzerland (2016)
Bowen, N.S., Pradham, D.K.: Processor- and memory-based checkpoint and rollback recovery. Computer 26(2), 22–31 (1993)
Reorda, M.S., et al.: A low-cost see mitigation solution for soft-processors embedded in systems on pogrammable chips. In: DATE, pp. 352–357, April 2009
Violante, M., et al.: A low-cost solution for deploying processor cores in harsh environments. IEEE Trans. Ind. Electron. 58(7), 2617–2626 (2011)
Gomez-Cornejo, J., et al.: Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor. In: IECON, pp. 2261–2266, November 2013
Pham, H.M., et al.: Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor. IEEE Trans. Comput. 62(6), 1179–1192 (2013)
Abate, F., et al.: A new mitigation approach for soft errors in embedded processors. IEEE Trans. Nucl. Sci. 55(4), 2063–2069 (2008)
Cortex-R5 and Cortex-R5F Technical Reference Manual. Rev: r1p1 (2010–2011)
Tambara, L.A., et al.: Analyzing the impact of radiation-induced failures in programmable SoCs. IEEE Trans. Nucl. Sci. 63(4), 2217–2224 (2016)
ARM\(\textregistered \) Architecture Reference Manual. ARMv7-A and ARMv7-R edition (2012)
Taylor, A.: How to use interrupts on the Zynq SoC. Xcell J. 87, 38–43 (2014)
Rezgui, S., et al.: Estimating error rates in processor-based architectures. IEEE Trans. Nucl. Sci. 48(5), 1680–1687 (2001)
Velazco, R., et al.: Predicting error rate for microprocessor-based digital architectures through C.E.U. (code emulating upsets) injection. IEEE Trans. Nucl. Sci. 47(6), 2405–2411 (2000)
Lins, F., et al.: Register file criticality on embedded microprocessor reliability. In: Proceedings RADECS (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
de Oliveira, Á.B., Tambara, L.A., Kastensmidt, F.L. (2017). Exploring Performance Overhead Versus Soft Error Detection in Lockstep Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC. In: Wong, S., Beck, A., Bertels, K., Carro, L. (eds) Applied Reconfigurable Computing. ARC 2017. Lecture Notes in Computer Science(), vol 10216. Springer, Cham. https://doi.org/10.1007/978-3-319-56258-2_17
Download citation
DOI: https://doi.org/10.1007/978-3-319-56258-2_17
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-56257-5
Online ISBN: 978-3-319-56258-2
eBook Packages: Computer ScienceComputer Science (R0)