Skip to main content

Application of Reversible Logic in Synthesis of Traffic Control Systems

  • Conference paper
  • First Online:
Smart Solutions in Today’s Transport (TST 2017)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 715))

Included in the following conference series:

  • 1184 Accesses

Abstract

Reversible gates allow for the creation of fault tolerant digital devices. Application of these gates enables for realization of safe control systems. At present, control systems based on relays are replaced by systems based on computer technology. This technology allows for the implementation of safe systems. Because this system is composed of many elements, it is very difficult to obtain high safety level for it. Application of reversible logic in synthesis of digital systems constitutes an alternative approach. The paper presents reversible gates along with examples of the usage of them in synthesis of digital systems. The main advantage of reversible logic is the possibility of synthesis of self testing and fault tolerant circuits. Application of circuits based on reversible logic allows developing safe control systems. The paper also presents the proposal for the application of reversible logic in simple control systems. Model and simulation of the proposed axle counting systems based on reversible logic have also been presented.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Kawalec, P., Szydłowski, J., Mocki J.: Realizacja wybranych algorytmów działania urządzeń srk w programowalnych strukturach logicznych. In: International Scientific Conference Transport of the 21st Century, Warsaw (2001)

    Google Scholar 

  2. Pniewski, R., Kornaszewski, M., Chrzan, M.: Safety of electronic ATC systems in the aspect of technical and operational. In: Proceedings of the 16th International Scientific Conference Globalization and its Socio-Economic Consequences, Part IV, pp. 1729–1735. University of Zilina, The Faculty of Operation and Economics of Transport and Communications, Department of Economics, Rajecke Teplice, Slovak Republic, October 2016

    Google Scholar 

  3. Landauer, R.: Irreversibility and heat generation in the computational process. IBM J. Res. Dev. 5(3), 183–191 (1961)

    Article  MATH  Google Scholar 

  4. Taha, S.M.R.: Reversible Logic Synthesis Methodologies with Application to Quantum Computing. Springer, Cham (2016)

    Book  Google Scholar 

  5. Peres, A.: Reversible logic and quantum computers. Phys. Rev. A 32, 3266–3276 (1985)

    Article  MathSciNet  Google Scholar 

  6. Saravanan, M., Suresh, K.: Reversible logic circuit based twiddle factor generation. Int. J. Recent Innov. Trends Comput. Commun. 2(9), 2895–2897 (2014)

    Google Scholar 

  7. Parhami, B.: Fault-tolerant reversible circuits. In: Proceedings of 40th Asilomar Conference on Signals, Systems and Computers, pp. 1722–1726, Pacific Grove, CA (2006)

    Google Scholar 

  8. Haghparast, M., Navi, K.: A novel fault tolerant reversible gate for nanotechnology based systems. Am. J. Appl. Sci. 5(5), 519–523 (2008)

    Article  Google Scholar 

  9. Al Mahamud, A., et al.: Synthesis of fault tolerant reversible logic circuits. In: Proceedings of IEEE International Conference on Testing and Diagnosis, pp. 1–4, Chengdu, China (2009)

    Google Scholar 

  10. Haghparast, M., Navi, K.: Design of novel fault tolerant reversible full adder for nanotechnology based systems. World Appl. Sci. J. 3(1), 114–118 (2008)

    Google Scholar 

  11. Bruce, J.W., et al.: Efficient adder circuits based on conservative reversible logic gates. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, pp. 83–88, Pittsburg, PA (2002)

    Google Scholar 

  12. Pniewski, R.: Metoda oceny bezpieczeństwa cyfrowych systemów automatyki kolejowej. UTH, Radom (2013)

    Google Scholar 

  13. Selim Al Mamun Md., Karmaker, B.K.: Design of reversible counter. Int. J. Adv. Comput. Sci. Appl. 5(1), 124–128 (2014)

    Google Scholar 

  14. Swaroop, V.G.S., et al.: Implementation of optimized reversible sequential and combinational circuits for VLSI applications. Int. J. Eng. Res. Appl. 4(4), 382–388 (2014). (Version 1)

    Google Scholar 

  15. Babu, T.N., et al.: A low power adder using reversible logic gates. IJRET 01(3), 244–247 (2012)

    Article  Google Scholar 

Download references

Acknowledgments

This material is based upon work supported by Polish National Center for Research and Development under Grant No. PBS3/A6/29/2015.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Roman Pniewski .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this paper

Cite this paper

Pniewski, R., Bojarczak, P., Kornaszewski, M. (2017). Application of Reversible Logic in Synthesis of Traffic Control Systems. In: Mikulski, J. (eds) Smart Solutions in Today’s Transport. TST 2017. Communications in Computer and Information Science, vol 715. Springer, Cham. https://doi.org/10.1007/978-3-319-66251-0_36

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-66251-0_36

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-66250-3

  • Online ISBN: 978-3-319-66251-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics