Abstract
Influence of channel error distribution on inter-channel mismatches of pipelined time-interleaved A/D converters (TIADCs) is discussed in this paper. TIADC systems can increase the maximum sample rate, but the mismatch between the channels significantly reduce the systems’ performance. This paper analyzes the mismatch in frequency domain, and discusses the influence of amplitude distribution of the inter-channel errors on the mismatch. Finally comes to a conclusion that when the error of one channel is equal to the median of the two adjacent channel errors, them is match of the overall TIADC system is minimal. According to simulation results, it can instruct a way to reduce the mismatch of TIADCs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Ferrari, P., Flammini, A., Sisinni, E.: New architecture for a wireless smart sensor based on a software-defined radio. IEEE Trans. Instrum. Meas. 60(6), 2133–2141 (2011)
Kristoffersen, S., Hoel, K.V., Thingsrud, Ø., Kalveland, E.B.: Digital coherent processing to enhance moving targets detection in a navigation radar. In: 2014 International Radar Conference, Lille, pp. 1–6 (2014)
Pereira, J.M.D., Girao, P.M.B.S., Serra, A.M.C.: An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems. IEEE Trans. Instrum. Meas. 53(2), 423–430 (2004)
Jridi, M., Monnerie, G., Bossuet, L., Dallet, D.: Two time-interleaved ADC channel structure: analysis and modeling. In: Proceedings of 2006 IEEE Instrumentation and Measurement Technology Conference, Sorrento, pp. 781–785 (2006)
Huynh, V.T.D., Noels, N., Steendam, H.: Effect of offset mismatch in time-interleaved ADC circuits on OFDM-BER performance. IEEE Trans. Circuits Syst. I: Regul. Pap. PP(99), 1–12
Yin, Y., Yang, G., Chen, H.: A novel gain error background calibration algorithm for time-interleaved ADCs. In: 2014 International Conference on Anti-Counterfeiting, Security and Identification (ASID), Macao, pp. 1–4 (2014)
Zhang, Y., Zhu, X., Chen, C., Ye, F., Ren, J.: A sample-time error calibration technique in time-interleaved ADCs with correlation-based detection and voltage-controlled compensation. In: 2012 IEEE Asia Pacific Conference on Circuits and Systems, Kaohsiung, pp. 128–131 (2012)
Leger, G., Peralias, E.J., Rueda, A., Huertas, J.L.: Impact of random channel mismatch on the SNR and SFDR of time-interleaved ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 51(1), 140–150 (2004)
Vogel, C., Kubin, G.: Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays. In: 2004 IEEE International Symposium on Circuits and Systems, (IEEE Cat. No. 04CH37512), vol. 1, pp. I-593–6 (2004)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Wang, Y., Yin, C., Zhou, X. (2018). Influence of Inter-channel Error Distribution on Mismatch in Time-Interleaved Pipelined A/D Converter. In: Gu, X., Liu, G., Li, B. (eds) Machine Learning and Intelligent Communications. MLICOM 2017. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 227. Springer, Cham. https://doi.org/10.1007/978-3-319-73447-7_58
Download citation
DOI: https://doi.org/10.1007/978-3-319-73447-7_58
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-73446-0
Online ISBN: 978-3-319-73447-7
eBook Packages: Computer ScienceComputer Science (R0)