Abstract
Under the background that SSD is more and more popular, this paper shows an efficient implementation of an SSD device designed for special function and interface on Xilinx SoC platform. The Device uses MLC NAND Flash as storage chips and uses Xilinx’s Zynq-7000 series SoC as the processor. The device adopts the method of multi-channel parallel data transmission and pipeline operation to achieve high performance. Enhanced ECC checking ability is provided to against the flash internal errors. The storage system also uses the RAID5 architecture to improve reliability significantly. Finally, the test results show that the designed SSD storage device reaches the expected performance and reliability.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Eshghi, K., Micheloni, R.: SSD architecture and PCI express interface. In: Micheloni, R., Marelli, A., Eshghi, K. (eds.) Inside Solid State Drives (SSDs), pp. 145–148. Springer, Netherlands (2013). https://doi.org/10.1007/978-94-007-5146-0_2
Hung, J.J., Bu, K., Sun, Z.L., Diao, J.T., Liu, J.B.: PCI express-based NVMe solid state disk. J. Appl. Mech. Mater. 464, 365–368 (2013)
Yu, Z.L., Hua, J., Feng, L.: The design and implement of SSD chip with multi-bus and 8 channels. J. Appl. Mech. Mater. 58–60, 2592–2596 (2011)
Zhang, P., Wang, X.: SSD performance analysis and RAID 0 scheme design. J. Microcomput. Appl. (2016)
Zertal, S.: Exploiting the fine grain SSD internal parallelism for OLTP and scientific workloads. In: 2014 IEEE International Conference on High Performance Computing and Communications, 2014 IEEE International Symposium on Cyberspace Safety and Security, 2014 IEEE International Conference on Embedded Software and System, pp. 990–997. IEEE (2014)
Crockett, L.H., Elliot, R.A., Enderwitz, M.A., Stewart, R.W.: The Zynq book: embedded processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 all programmable Soc. Strathclyde Academic Media, Glasgow (2014)
Na, S., Yang, S., Kyung, C.: Low-power bus architecture composition for AMBA AXI. J. Semicond. Technol. Sci. 9, 75–79 (2009)
Cutting, D.R., Karger, D.R., Pedersen, J.O.: Scatter/gather: a cluster-based approach to browsing large document collections. In: International ACM SIGIR Conference on Research & Development in Information Retrieval, pp. 318–329. ACM (1996)
Lian, P.P.: Multi-thread chain DMA data transfer method for SuperSpeed bus video transmissions. J. Adv. Mater. Res. 1046, 277–280 (2014)
Lee, J., Park, K.H.: Interrupt handler migration and direct interrupt scheduling for rapid scheduling of interrupt-driven tasks. J. ACM Trans. Embed. Comput. Syst. (TECS) 9, 1–34 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Liu, S., Wu, S., Chen, T., Zhang, C. (2018). An Implementation of Special Purpose SSD Device. In: Gu, X., Liu, G., Li, B. (eds) Machine Learning and Intelligent Communications. MLICOM 2017. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 226. Springer, Cham. https://doi.org/10.1007/978-3-319-73564-1_67
Download citation
DOI: https://doi.org/10.1007/978-3-319-73564-1_67
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-73563-4
Online ISBN: 978-3-319-73564-1
eBook Packages: Computer ScienceComputer Science (R0)