Lecture Notes in Computer Science

10824

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, Lancaster, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Zurich, Switzerland

John C. Mitchell

Stanford University, Stanford, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

C. Pandu Rangan

Indian Institute of Technology Madras, Chennai, India

Bernhard Steffen

TU Dortmund University, Dortmund, Germany

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max Planck Institute for Informatics, Saarbrücken, Germany

More information about this series at http://www.springer.com/series/7407

Nikolaos Voros · Michael Huebner Georgios Keramidas · Diana Goehringer Christos Antonopoulos · Pedro C. Diniz (Eds.)

Applied Reconfigurable Computing

Architectures, Tools, and Applications

14th International Symposium, ARC 2018 Santorini, Greece, May 2–4, 2018 Proceedings



Editors

Nikolaos Voros

Technological Educational Institute

of Western Greece

Antirrio Greece

Michael Huebner

Ruhr-Universität Bochum

Bochum Germany

Georgios Keramidas

Technological Educational Institute

of Western Greece

Antirrio Greece Diana Goehringer

Technische Universität Dresden

Dresden Germany

Christos Antonopoulos

Technological Educational Institute

of Western Greece

Antirrio Greece

Pedro C. Diniz INESC-ID Lisbon

Portugal

ISSN 0302-9743 ISSN 1611-3349 (electronic) Lecture Notes in Computer Science ISBN 978-3-319-78889-0 ISBN 978-3-319-78890-6 (eBook) https://doi.org/10.1007/978-3-319-78890-6

Library of Congress Control Number: 2018937393

LNCS Sublibrary: SL1 - Theoretical Computer Science and General Issues

© Springer International Publishing AG, part of Springer Nature 2018, corrected publication 2018 This work is subject to copyright. All rights are reserved by the Publisherwhether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by the registered company Springer International Publishing AG part of Springer Nature

The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Preface

Reconfigurable computing platforms offer increased performance gains and energy efficiency through coarse-grained and fine-grained parallelism coupled with their ability to implement custom functional, storage, and interconnect structures. As such, they have been gaining wide acceptance in recent years, spanning the spectrum from highly specialized custom controllers to general-purpose high-end programmable computing systems. The flexibility and configurability of these platforms, coupled with increasing technology integration, have enabled sophisticated platforms that facilitate both static and dynamic reconfiguration, rapid system prototyping, and early design verification. Configurability is emerging as a key technology for substantial product life-cycle savings in the presence of evolving product requirements, standards, and interface specifications.

The growth of the capacity of reconfigurable devices, such as FPGAs, has created a wealth of new research opportunities and intricate engineering challenges. Within the past decade, reconfigurable architectures have evolved from a uniform sea of programmable logic elements to fully reconfigurable systems-on-chip (SoCs) with integrate multipliers, memory elements, processors, and standard I/O interfaces. One of the foremost challenges facing reconfigurable application developers today is how to best exploit these novel and innovative resources to achieve the highest possible performance and energy efficiency; additional challenges include the design and implementation of next-generation architectures, along with languages, compilers, synthesis technologies, and physical design tools to enable highly productive design methodologies.

The International Applied Reconfigurable Computing (ARC) symposium series provides a forum for dissemination and discussion of ongoing research efforts in this transformative research area. The series of editions started in 2005 in Algarve, Portugal. The second edition of the symposium (ARC 2006) took place in Delft, The Netherlands, and was the first edition of the symposium to have selected papers published as a Springer LNCS (*Lecture Notes in Computer Science*) volume. Subsequent editions of the symposium have been held in Rio de Janeiro, Brazil (ARC 2007), London, UK (ARC 2008), Karlsruhe, Germany (ARC 2009), Bangkok, Thailand (ARC 2010), Belfast, UK (ARC 2011), Hong Kong, SAR China (ARC 2012), California, USA (ARC 2013), Algarve, Portugal (ARC 2014), Bochum, Germany (ARC 2015), Rio de Janeiro, Brazil (ARC 2016), and Delft, The Netherlands (ARC 2017).

This LNCS volume includes the papers selected for the 14th edition of the symposium (ARC 2018), held in Santorini, Greece, during May 2–4, 2018. The symposium attracted a large number of very good papers, describing interesting work on reconfigurable computing-related subjects. A total of 78 papers were submitted to the symposium from 28 countries. In particular, the authors of the submitted papers are from the following countries: Australia (3), Belgium (5), Bosnia and Herzegovina (4), Brazil (24), China (22), Colombia (1), France (3), Germany (40), Greece (44),

India (10), Iran (4), Ireland (4), Italy (5), Japan (22), Malaysia (2), The Netherlands (5), New Zealand (1), Norway (2), Poland (3), Portugal (3), Russia (8), Singapore (7), South Korea (2), Spain (4), Sweden (3), Switzerland (1), UK (18), and USA (11).

Submitted papers were evaluated by at least three members of the Program Committee. The average number of reviews per submission was 3.7. After careful selection, 29 papers were accepted as full papers (acceptance rate of 37.2%) and 22 as short papers. These accepted papers led to a very interesting symposium program, which we consider to constitute a representative overview of ongoing research efforts in reconfigurable computing, a rapidly evolving and maturing field. In addition, the symposium included a special session dedicated to funded research projects. The purpose of this session was to present the recent accomplishments, preliminary ideas, or work-in-progress scenarios of on-going research projects. Nine EU- and national-funded projects were selected for presentation in this session.

Several people contributed to the success of the 2018 edition of the symposium. We would like to acknowledge the support of all the members of this year's symposium Steering and Program Committees in reviewing papers, in helping the paper selection, and in giving valuable suggestions. Special thanks also to the additional researchers who contributed to the reviewing process, to all the authors who submitted papers to the symposium, and to all the symposium attendees. In addition, special thanks to Dr. Christos Antonopoulos from the Technological Educational Institute of Western Greece for organizing the research project special session. Last but not least, we are especially indebted to Anna Kramer from Springer for her support and work in publishing this book and to Pedro C. Diniz from INESC-ID, Lisbon, Portugal, for his strong support regarding the publication of the proceedings as part of the LNCS series.

February 2018

Nikolaos Voros Michael Huebner Georgios Keramidas Diana Goehringer

Organization

The 2018 Applied Reconfigurable Computing Symposium (ARC2018) was organized by the Technological Educational Institute of Western Greece, by the Ruhr-Universität, Germany, and by the Technische Universität Dresden, Germany. The symposium took place at Bellonio Conference Center in Fira, the capital of Santorini in Greece.

General Chairs

Nikolaos Voros Technological Educational Institute of Western Greece

Michael Huebner Ruhr-Universität, Bochum, Germany

Program Chairs

Georgios Keramidas Technological Educational Institute of Western Greece

Diana Goehringer TU Dresden, Germany

Publicity Chairs

Luigi Carro UFRGS, Brazil
Chao Wang USTC, China
Dimitrios Soudris NTUA, Greece

Stephan Wong TU Delft, The Netherlands

EU Projects Track Chair

Christos Antonopoulos Technological Educational Institute of Western Greece

Proceedings Chair

Pedro C. Diniz INESC-ID, Lisbon, Portugal

Web Chair

Christos Antonopoulos Technological Educational Institute of Western Greece

Steering Committee

Hideharu Amano Keio University, Japan

Jürgen Becker Universität Karlsruhe (TH), Germany

Mladen Berekovic Braunschweig University of Technology, Germany Koen Bertels Delft University of Technology, The Netherlands

João M. P. Cardoso University of Porto, Portugal

VIII Organization

Katherine (Compton)

Morrow

University of Wisconsin-Madison, USA

George Constantinides Imperial College of Science, UK

Pedro C. Diniz INESC-ID, Portugal

Philip H. W. Leong University of Sydney, Australia

Walid Najjar University of California Riverside, USA Roger Woods The Queen's University of Belfast, UK

Program Committee

Hideharu Amano Keio University, Japan

Zachary Baker Los Alamos National Laboratory, USA Jürgen Becker Karlsruhe Institute of Technology, Germany

Mladen Berekovic

Nikolaos Bellas

Neil Bergmann

Alessandro Biondi

João Bispo

C3E, TU Braunschweig, Germany
University of Thessaly, Greece
University of Queensland, Australia
Scuola Superiore Sant'Anna, Italy
FEUP/Universidade do Porto, Portugal

Michaela Blott Xilinx, Ireland

Vanderlei Bonato University of São Paulo, Brazil

Christos Bouganis Imperial College, UK

João Cardoso FEUP/Universidade do Porto, Portugal Luigi Carro Instituto de Informática/UFRGS, Brazil Ray Cheung City University of Hong Kong, SAR China

Daniel Chillet AIRN - IRISA/ENSSAT, France Steven Derrien Université de Rennes 1, France

Giorgos Dimitrakopoulos Democritus University of Thrace, Greece

Pedro C. Diniz INESC-ID, Portugal

António Ferrari Universidade de Aveiro, Portugal

João Canas Ferreira INESC TEC/University of Porto, Portugal Ricardo Ferreira Universidade Federal de Viçosa, Brazil

Apostolos Fournaris Technological Educational Institute of Western Greece,

Greece

Carlo Galuzzi TU Delft, The Netherlands Roberto Giorgi University of Siena, Italy

Marek Gorgon AGH University of Science and Technology, Poland Frank Hannig Friedrich-Alexander University Erlangen-Nürnberg,

Germany

Jim Harkin University of Ulster, UK Christian Hochberger TU Darmstadt, Germany

Christoforos Kachris ICCS, Greece

Kimon Karras Think Silicon S.A., Greece

Fernanda Kastensmidt Universidade Federal do Rio Grande do Sul - UFRGS,

Brazil

Chrysovalantis Kavousianos University of Ioannina, Greece

Tomasz Kryjak AGH University of Science and Technology, Poland

Krzysztof Kepa GE Global Research, USA
Andreas Koch TU Darmstadt, Germany
Stavros Koubias University of Patras, Greece
Dimitrios Kritharidis Intracom Telecom, Greece

Vianney Lapotre Universit de Bretagne-Sud - Lab-STICC, France

Eduardo Marques University of São Paulo, Brazil Konstantinos Masselos University of Peloponnese, Greece

Cathal Mccabe Xilinx, Ireland

Antonio Miele Politecnico di Milano, Italy Takefumi Miyoshi e-trees.Japan, Inc., Japan

Walid Najjar University of California Riverside, USA
Horácio Neto INESC-ID/IST/U Lisboa, Portugal
Dimitris Nikolos University of Patras, Greece
Roman Obermeisser University of Siegen, Germany
Kyprianos Papadimitriou Technical University of Crete, Greece

Monica Pereira Universidade Federal do Rio Grande do Norte, Brazil Thilo Pionteck Otto-von-Guericke Universität Magdeburg, Germany

Marco Platzner University of Paderborn, Germany Mihalis Psarakis University of Piraeus, Greece

Kyle Rupnow Advanced Digital Sciences Center, USA

Marco Domenico Politecnico di Milano, Italy

Santambrogio

Kentaro Sano Tohoku University, Japan

Yukinori Sato Tokyo Institute of Technology, Japan

António Beck Filho Universidade Federal do Rio Grande do Sul, Brazil

Yuichiro Shibata Nagasaki University, Japan Cristina Silvano Politecnico di Milano, Italy

Dimitrios Soudris NTUA, Greece

Theocharis Theocharides
George Theodoridis
David Thomas
University of Cyprus, Cyprus
University of Patras, Greece
Imperial College, UK

Chao Wang USTC, China

Markus Weinhardt Osnabrück University of Applied Sciences, Germany

Theerayod Wiangtong KMITL, Thailand

Roger Woods Queens University Belfast, UK Yoshiki Yamaguchi University of Tsukuba, Japan

Additional Reviewers

Dimitris Bakalis

Guilherme Bileki

Ahmet Erdem

Panagiotis Georgiou

Adele Maleki

Farnam Khalili Maybodi

André B. Perina

University of São Paulo, Brazil

Politecnico di Milano, Italy

University of Ioannina, Greece

University of Siegen, Germany

University of Siena, Italy

University of São Paulo, Brazil

X Organization

Marco Procaccini University of Siena, Italy

Jose Rodriguez University of California Riverside, USA Bashar Romanous University of California Riverside, USA

Leandro Rosa University of São Paulo, Brazil

Skyler Windh University of California Riverside, USA Vasileios Zois University of California Riverside, USA

Sponsors

The 2018 Applied Reconfigurable Computing Symposium (ARC2018) is sponsored by:



RUHR UNIVERSITÄT BOCHUM















Contents

Machine Learning and Neural Networks	
Approximate FPGA-Based LSTMs Under Computation Time Constraints Michalis Rizakis, Stylianos I. Venieris, Alexandros Kouris, and Christos-Savvas Bouganis	3
Redundancy-Reduced MobileNet Acceleration on Reconfigurable Logic for ImageNet Classification	16
Accuracy to Throughput Trade-Offs for Reduced Precision Neural Networks on Reconfigurable Logic	29
Deep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud	43
SqueezeJet: High-Level Synthesis Accelerator Design for Deep Convolutional Neural Networks	55
Efficient Hardware Acceleration of Recommendation Engines: A Use Case on Collaborative Filtering	67
FPGA-Based Design and CGRA Optimizations	
VerCoLib: Fast and Versatile Communication for FPGAs via PCI Express Oğuzhan Sezenlik, Sebastian Schüller, and Joachim K. Anlauf	81
Lookahead Memory Prefetching for CGRAs Using Partial Loop Unrolling Lukas Johannes Jung and Christian Hochberger	93
Performance Estimation of FPGA Modules for Modular Design Methodology Using Artificial Neural Network	105

Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design	119
FPGA-Based Memory Efficient Shift-And Algorithm for Regular Expression Matching	132
Towards an Optimized Multi FPGA Architecture with STDM Network: A Preliminary Study	142
Applications and Surveys	
An FPGA/HMC-Based Accelerator for Resolution Proof Checking Tim Hansmeier, Marco Platzner, and David Andrews	153
An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm	166
ReneGENE-GI: Empowering Precision Genomics with FPGAs on HPCs Santhi Natarajan, N. KrishnaKumar, Debnath Pal, and S. K. Nandy	178
FPGA-Based Parallel Pattern Matching	192
Embedded Vision Systems: A Review of the Literature	204
A Survey of Low Power Design Techniques for Last Level Caches Emmanuel Ofori-Attah, Xiaohang Wang, and Michael Opoku Agyeman	217
Fault-Tolerance, Security and Communication Architectures	
ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores	231
Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC Under Soft Errors	243
High Performance UDP/IP 40Gb Ethernet Stack for FPGAs	255

Conto	ents XIII
Tackling Wireless Sensor Network Heterogeneity Through Novel Reconfigurable Gateway Approach	269
A Low-Power FPGA-Based Architecture for Microphone Arrays in Wireless Sensor Networks	281
A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing	294
HoneyWiN: Novel Honeycomb-Based Wireless NoC Architecture in Many-Core Era	304
Reconfigurable and Adaptive Architectures	
Fast Partial Reconfiguration on SRAM-Based FPGAs: A Frame-Driven Routing Approach	
A Dynamic Partial Reconfigurable Overlay Framework for Python Benedikt Janßen, Florian Kästner, Tim Wingender, and Michael Huebner	331
Runtime Adaptive Cache for the LEON3 Processor	343
Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture	355
DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability	367
The Use of HACP+SBT Lossless Compression in Optimizing Memory Bandwidth Requirement for Hardware Implementation of Background Modelling Algorithms	

Sikandar Khan, Kyprianos Papadimitriou, Giorgio Buttazzo, and Kostas Kalaitzakis	392
Design Methods and Fast Prototyping	
High-Level Synthesis of Software-Defined MPSoCs	407
Improved High-Level Synthesis for Complex CellML Models	420
An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors	433
Rapid Prototyping and Verification of Hardware Modules Generated Using HLS	446
Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design	459
Fast DSE for Automated Parallelization of Embedded Legacy Applications	471
Control Flow Analysis for Embedded Multi-core Hybrid Systems	485
FPGA-Based Design and Applications	
A Low-Cost BRAM-Based Function Reuse for Configurable Soft-Core Processors in FPGAs	499
A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems	511

Contents	ΛV
Area-Energy Aware Dataflow Optimisation of Visual Tracking Systems Paulo Garcia, Deepayan Bhowmik, Andrew Wallace, Robert Stewart, and Greg Michaelson	523
Fast Carry Chain Based Architectures for Two's Complement to CSD Recoding on FPGAs	537
Exploring Functional Acceleration of OpenCL on FPGAs and GPUs Through Platform-Independent Optimizations	551
ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads	564
An OpenCL TM Implementation of WebP Accelerator on FPGAs	578
Efficient Multitasking on FPGA Using HDL-Based Checkpointing	590
High Level Synthesis Implementation of Object Tracking Algorithm on Reconfigurable Hardware	603
Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems	615
Reconfigurable IP-Based Spectral Interference Canceller	627
FPGA-Assisted Distribution Grid Simulator	640
Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs Gennaro S. Rodrigues, Ádria Barros de Oliveira, Fernanda Lima Kastensmidt, and Alberto Bosio	647

Special Session: Research Projects

Florian Fricke, André Werner, Keyvan Shahin, and Michael Huebner	661
Seamless FPGA Deployment over Spark in Cloud Computing: A Use Case on Machine Learning Hardware Acceleration	673
The ARAMiS Project Initiative: Multicore Systems in Safety- and Mixed-Critical Applications	685
Mapping and Scheduling Hard Real Time Applications on Multicore Systems - The ARGO Approach	700
Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: The RADIO Experience	712
HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware - ECOSCALE	724
Supporting Utilities for Heterogeneous Embedded Image Processing Platforms (STHEM): An Overview	737
Erratum to: Applied Reconfigurable Computing	E1
Author Index	751