

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, Lancaster, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Zurich, Switzerland

John C. Mitchell

Stanford University, Stanford, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

C. Pandu Rangan

Indian Institute of Technology Madras, Chennai, India

Bernhard Steffen

TU Dortmund University, Dortmund, Germany

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max Planck Institute for Informatics, Saarbrücken, Germany

More information about this series at <http://www.springer.com/series/7407>

Nikolaos Voros · Michael Huebner
Georgios Keramidas · Diana Goehringer
Christos Antonopoulos · Pedro C. Diniz (Eds.)

Applied Reconfigurable Computing

Architectures, Tools, and Applications

14th International Symposium, ARC 2018
Santorini, Greece, May 2–4, 2018
Proceedings

Editors

Nikolaos Voros
Technological Educational Institute
of Western Greece
Antirrio
Greece

Michael Huebner
Ruhr-Universität Bochum
Bochum
Germany

Georgios Keramidas
Technological Educational Institute
of Western Greece
Antirrio
Greece

Diana Goehringer
Technische Universität Dresden
Dresden
Germany

Christos Antonopoulos
Technological Educational Institute
of Western Greece
Antirrio
Greece

Pedro C. Diniz
INESC-ID
Lisbon
Portugal

ISSN 0302-9743

ISSN 1611-3349 (electronic)

Lecture Notes in Computer Science

ISBN 978-3-319-78889-0

ISBN 978-3-319-78890-6 (eBook)

<https://doi.org/10.1007/978-3-319-78890-6>

Library of Congress Control Number: 2018937393

LNCS Sublibrary: SL1 – Theoretical Computer Science and General Issues

© Springer International Publishing AG, part of Springer Nature 2018, corrected publication 2018

This work is subject to copyright. All rights are reserved by the Publisher whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by the registered company Springer International Publishing AG part of Springer Nature
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Preface

Reconfigurable computing platforms offer increased performance gains and energy efficiency through coarse-grained and fine-grained parallelism coupled with their ability to implement custom functional, storage, and interconnect structures. As such, they have been gaining wide acceptance in recent years, spanning the spectrum from highly specialized custom controllers to general-purpose high-end programmable computing systems. The flexibility and configurability of these platforms, coupled with increasing technology integration, have enabled sophisticated platforms that facilitate both static and dynamic reconfiguration, rapid system prototyping, and early design verification. Configurability is emerging as a key technology for substantial product life-cycle savings in the presence of evolving product requirements, standards, and interface specifications.

The growth of the capacity of reconfigurable devices, such as FPGAs, has created a wealth of new research opportunities and intricate engineering challenges. Within the past decade, reconfigurable architectures have evolved from a uniform sea of programmable logic elements to fully reconfigurable systems-on-chip (SoCs) with integrate multipliers, memory elements, processors, and standard I/O interfaces. One of the foremost challenges facing reconfigurable application developers today is how to best exploit these novel and innovative resources to achieve the highest possible performance and energy efficiency; additional challenges include the design and implementation of next-generation architectures, along with languages, compilers, synthesis technologies, and physical design tools to enable highly productive design methodologies.

The International Applied Reconfigurable Computing (ARC) symposium series provides a forum for dissemination and discussion of ongoing research efforts in this transformative research area. The series of editions started in 2005 in Algarve, Portugal. The second edition of the symposium (ARC 2006) took place in Delft, The Netherlands, and was the first edition of the symposium to have selected papers published as a Springer LNCS (*Lecture Notes in Computer Science*) volume. Subsequent editions of the symposium have been held in Rio de Janeiro, Brazil (ARC 2007), London, UK (ARC 2008), Karlsruhe, Germany (ARC 2009), Bangkok, Thailand (ARC 2010), Belfast, UK (ARC 2011), Hong Kong, SAR China (ARC 2012), California, USA (ARC 2013), Algarve, Portugal (ARC 2014), Bochum, Germany (ARC 2015), Rio de Janeiro, Brazil (ARC 2016), and Delft, The Netherlands (ARC 2017).

This LNCS volume includes the papers selected for the 14th edition of the symposium (ARC 2018), held in Santorini, Greece, during May 2–4, 2018. The symposium attracted a large number of very good papers, describing interesting work on reconfigurable computing-related subjects. A total of 78 papers were submitted to the symposium from 28 countries. In particular, the authors of the submitted papers are from the following countries: Australia (3), Belgium (5), Bosnia and Herzegovina (4), Brazil (24), China (22), Colombia (1), France (3), Germany (40), Greece (44),

India (10), Iran (4), Ireland (4), Italy (5), Japan (22), Malaysia (2), The Netherlands (5), New Zealand (1), Norway (2), Poland (3), Portugal (3), Russia (8), Singapore (7), South Korea (2), Spain (4), Sweden (3), Switzerland (1), UK (18), and USA (11).

Submitted papers were evaluated by at least three members of the Program Committee. The average number of reviews per submission was 3.7. After careful selection, 29 papers were accepted as full papers (acceptance rate of 37.2%) and 22 as short papers. These accepted papers led to a very interesting symposium program, which we consider to constitute a representative overview of ongoing research efforts in reconfigurable computing, a rapidly evolving and maturing field. In addition, the symposium included a special session dedicated to funded research projects. The purpose of this session was to present the recent accomplishments, preliminary ideas, or work-in-progress scenarios of on-going research projects. Nine EU- and national-funded projects were selected for presentation in this session.

Several people contributed to the success of the 2018 edition of the symposium. We would like to acknowledge the support of all the members of this year's symposium Steering and Program Committees in reviewing papers, in helping the paper selection, and in giving valuable suggestions. Special thanks also to the additional researchers who contributed to the reviewing process, to all the authors who submitted papers to the symposium, and to all the symposium attendees. In addition, special thanks to Dr. Christos Antonopoulos from the Technological Educational Institute of Western Greece for organizing the research project special session. Last but not least, we are especially indebted to Anna Kramer from Springer for her support and work in publishing this book and to Pedro C. Diniz from INESC-ID, Lisbon, Portugal, for his strong support regarding the publication of the proceedings as part of the LNCS series.

February 2018

Nikolaos Voros
Michael Huebner
Georgios Keramidas
Diana Goehring

Organization

The 2018 Applied Reconfigurable Computing Symposium (ARC2018) was organized by the Technological Educational Institute of Western Greece, by the Ruhr-Universität, Germany, and by the Technische Universität Dresden, Germany. The symposium took place at Bellonio Conference Center in Fira, the capital of Santorini in Greece.

General Chairs

Nikolaos Voros	Technological Educational Institute of Western Greece
Michael Huebner	Ruhr-Universität, Bochum, Germany

Program Chairs

Georgios Keramidas	Technological Educational Institute of Western Greece
Diana Goehringer	TU Dresden, Germany

Publicity Chairs

Luigi Carro	UFRGS, Brazil
Chao Wang	USTC, China
Dimitrios Soudris	NTUA, Greece
Stephan Wong	TU Delft, The Netherlands

EU Projects Track Chair

Christos Antonopoulos	Technological Educational Institute of Western Greece
-----------------------	---

Proceedings Chair

Pedro C. Diniz	INESC-ID, Lisbon, Portugal
----------------	----------------------------

Web Chair

Christos Antonopoulos	Technological Educational Institute of Western Greece
-----------------------	---

Steering Committee

Hideharu Amano	Keio University, Japan
Jürgen Becker	Universität Karlsruhe (TH), Germany
Mladen Berekovic	Braunschweig University of Technology, Germany
Koen Bertels	Delft University of Technology, The Netherlands
João M. P. Cardoso	University of Porto, Portugal

Katherine (Compton) Morrow	University of Wisconsin-Madison, USA
George Constantinides	Imperial College of Science, UK
Pedro C. Diniz	INESC-ID, Portugal
Philip H. W. Leong	University of Sydney, Australia
Walid Najjar	University of California Riverside, USA
Roger Woods	The Queen's University of Belfast, UK

Program Committee

Hideharu Amano	Keio University, Japan
Zachary Baker	Los Alamos National Laboratory, USA
Jürgen Becker	Karlsruhe Institute of Technology, Germany
Mladen Berekovic	C3E, TU Braunschweig, Germany
Nikolaos Bellas	University of Thessaly, Greece
Neil Bergmann	University of Queensland, Australia
Alessandro Biondi	Scuola Superiore Sant'Anna, Italy
João Bispo	FEUP/Universidade do Porto, Portugal
Michaela Blott	Xilinx, Ireland
Vanderlei Bonato	University of São Paulo, Brazil
Christos Bouganis	Imperial College, UK
João Cardoso	FEUP/Universidade do Porto, Portugal
Luigi Carro	Instituto de Informática/UFRGS, Brazil
Ray Cheung	City University of Hong Kong, SAR China
Daniel Chillet	AIRN - IRISA/ENSSAT, France
Steven Derrien	Université de Rennes 1, France
Giorgos Dimitrakopoulos	Democritus University of Thrace, Greece
Pedro C. Diniz	INESC-ID, Portugal
António Ferrari	Universidade de Aveiro, Portugal
João Canas Ferreira	INESC TEC/University of Porto, Portugal
Ricardo Ferreira	Universidade Federal de Viçosa, Brazil
Apostolos Fournaris	Technological Educational Institute of Western Greece, Greece
Carlo Galuzzi	TU Delft, The Netherlands
Roberto Giorgi	University of Siena, Italy
Marek Gorgon	AGH University of Science and Technology, Poland
Frank Hannig	Friedrich-Alexander University Erlangen-Nürnberg, Germany
Jim Harkin	University of Ulster, UK
Christian Hochberger	TU Darmstadt, Germany
Christoforos Kachris	ICCS, Greece
Kimón Karras	Think Silicon S.A., Greece
Fernanda Kastensmidt	Universidade Federal do Rio Grande do Sul - UFRGS, Brazil
Chrysovalantis Kavousianos	University of Ioannina, Greece
Tomasz Kryjak	AGH University of Science and Technology, Poland

Krzysztof Kepa	GE Global Research, USA
Andreas Koch	TU Darmstadt, Germany
Stavros Koubias	University of Patras, Greece
Dimitrios Kritharidis	Intracom Telecom, Greece
Vianney Lapotre	Universit de Bretagne-Sud - Lab-STICC, France
Eduardo Marques	University of São Paulo, Brazil
Konstantinos Masselos	University of Peloponnese, Greece
Cathal McCabe	Xilinx, Ireland
Antonio Miele	Politecnico di Milano, Italy
Takefumi Miyoshi	e-trees.Japan, Inc., Japan
Walid Najjar	University of California Riverside, USA
Horácio Neto	INESC-ID/IST/U Lisboa, Portugal
Dimitris Nikolos	University of Patras, Greece
Roman Obermeisser	University of Siegen, Germany
Kyprianos Papadimitriou	Technical University of Crete, Greece
Monica Pereira	Universidade Federal do Rio Grande do Norte, Brazil
Thilo Pionteck	Otto-von-Guericke Universität Magdeburg, Germany
Marco Platzner	University of Paderborn, Germany
Mihalis Psarakis	University of Piraeus, Greece
Kyle Rupnow	Advanced Digital Sciences Center, USA
Marco Domenico Santambrogio	Politecnico di Milano, Italy
Kentaro Sano	Tohoku University, Japan
Yukinori Sato	Tokyo Institute of Technology, Japan
Antônio Beck Filho	Universidade Federal do Rio Grande do Sul, Brazil
Yuichiro Shibata	Nagasaki University, Japan
Cristina Silvano	Politecnico di Milano, Italy
Dimitrios Soudris	NTUA, Greece
Theocharis Theocharides	University of Cyprus, Cyprus
George Theodoridis	University of Patras, Greece
David Thomas	Imperial College, UK
Chao Wang	USTC, China
Markus Weinhardt	Osnabrück University of Applied Sciences, Germany
Theerayod Wiangtong	KMITL, Thailand
Roger Woods	Queens University Belfast, UK
Yoshiki Yamaguchi	University of Tsukuba, Japan

Additional Reviewers

Dimitris Bakalis	University of Patras, Greece
Guilherme Bileki	University of São Paulo, Brazil
Ahmet Erdem	Politecnico di Milano, Italy
Panagiotis Georgiou	University of Ioannina, Greece
Adele Maleki	University of Siegen, Germany
Farnam Khalili Maybodi	University of Siena, Italy
André B. Perina	University of São Paulo, Brazil

Marco Procaccini	University of Siena, Italy
Jose Rodriguez	University of California Riverside, USA
Bashar Romanous	University of California Riverside, USA
Leandro Rosa	University of São Paulo, Brazil
Skyler Windh	University of California Riverside, USA
Vasileios Zois	University of California Riverside, USA

Sponsors

The 2018 Applied Reconfigurable Computing Symposium (ARC2018) is sponsored by:



Contents

Machine Learning and Neural Networks

Approximate FPGA-Based LSTMs Under Computation Time Constraints . . .	3
<i>Michalis Rizakis, Stylianos I. Venieris, Alexandros Kouris, and Christos-Savvas Bouganis</i>	
Redundancy-Reduced MobileNet Acceleration on Reconfigurable Logic for ImageNet Classification	16
<i>Jiang Su, Julian Faraone, Junyi Liu, Yiren Zhao, David B. Thomas, Philip H. W. Leong, and Peter Y. K. Cheung</i>	
Accuracy to Throughput Trade-Offs for Reduced Precision Neural Networks on Reconfigurable Logic	29
<i>Jiang Su, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Gianluca Durelli, David B. Thomas, Philip H. W. Leong, and Peter Y. K. Cheung</i>	
Deep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud	43
<i>Kazusa Musha, Tomohiro Kudoh, and Hideharu Amano</i>	
SqueezeJet: High-Level Synthesis Accelerator Design for Deep Convolutional Neural Networks	55
<i>Panagiotis G. Mousoulitis and Loukas P. Petrou</i>	
Efficient Hardware Acceleration of Recommendation Engines: A Use Case on Collaborative Filtering.	67
<i>Konstantinos Katsantonis, Christoforos Kachris, and Dimitrios Soudris</i>	

FPGA-Based Design and CGRA Optimizations

VerCoLib: Fast and Versatile Communication for FPGAs via PCI Express. . .	81
<i>Oğuzhan Sezenlik, Sebastian Schüller, and Joachim K. Anlauf</i>	
Lookahead Memory Prefetching for CGRAs Using Partial Loop Unrolling. . .	93
<i>Lukas Johannes Jung and Christian Hochberger</i>	
Performance Estimation of FPGA Modules for Modular Design Methodology Using Artificial Neural Network	105
<i>Kalindu Herath, Alok Prakash, and Thambipillai Srikanthan</i>	

Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design	119
<i>Farhad Merchant, Tarun Vatwani, Anupam Chattopadhyay, Soumyendu Raha, S. K. Nandy, and Ranjani Narayan</i>	
FPGA-Based Memory Efficient Shift-And Algorithm for Regular Expression Matching	132
<i>Junsik Kim and Jaehyun Park</i>	
Towards an Optimized Multi FPGA Architecture with STDM Network: A Preliminary Study	142
<i>Kazuei Hironaka, Ng. Anh Vu Doan, and Hideharu Amano</i>	
Applications and Surveys	
An FPGA/HMC-Based Accelerator for Resolution Proof Checking	153
<i>Tim Hansmeier, Marco Platzner, and David Andrews</i>	
An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm	166
<i>Almabrok Abdoalnasir, Mihalís Psarakis, and Anastasios Dounis</i>	
ReneGENE-GI: Empowering Precision Genomics with FPGAs on HPCs	178
<i>Santhi Natarajan, N. KrishnaKumar, Debnath Pal, and S. K. Nandy</i>	
FPGA-Based Parallel Pattern Matching	192
<i>Masahiro Fukuda and Yasushi Inoguchi</i>	
Embedded Vision Systems: A Review of the Literature	204
<i>Deepayan Bhowmik and Kofi Appiah</i>	
A Survey of Low Power Design Techniques for Last Level Caches.	217
<i>Emmanuel Ofori-Attah, Xiaohang Wang, and Michael Opoku Agyeman</i>	
Fault-Tolerance, Security and Communication Architectures	
ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores	231
<i>Augusto G. Erichsen, Anderson L. Sartor, Jeckson D. Souza, Monica M. Pereira, Stephan Wong, and Antonio C. S. Beck</i>	
Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC Under Soft Errors	243
<i>Fabio Benevenuti and Fernanda Lima Kastensmidt</i>	
High Performance UDP/IP 40Gb Ethernet Stack for FPGAs	255
<i>Milind Parelkar and Darshan Jetly</i>	

Tackling Wireless Sensor Network Heterogeneity Through Novel Reconfigurable Gateway Approach	269
<i>Christos P. Antonopoulos, Konstantinos Antonopoulos, Christos Panagiotou, and Nikolaos S. Voros</i>	
A Low-Power FPGA-Based Architecture for Microphone Arrays in Wireless Sensor Networks	281
<i>Bruno da Silva, Laurent Segers, An Braeken, Kris Steenhaut, and Abdellah Touhafi</i>	
A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing	294
<i>Lampros Pyrgas and Paris Kitsos</i>	
HoneyWiN: Novel Honeycomb-Based Wireless NoC Architecture in Many-Core Era	304
<i>Raheel Afsharmazayejani, Fahimeh Yazdanpanah, Amin Rezaei, Mohammad Alaei, and Masoud Daneshtalab</i>	
Reconfigurable and Adaptive Architectures	
Fast Partial Reconfiguration on SRAM-Based FPGAs: A Frame-Driven Routing Approach.	319
<i>Luca Sterpone and Ludovica Bozzoli</i>	
A Dynamic Partial Reconfigurable Overlay Framework for Python	331
<i>Benedikt Janßen, Florian Kästner, Tim Wingender, and Michael Huebner</i>	
Runtime Adaptive Cache for the LEON3 Processor.	343
<i>Osvaldo Navarro and Michael Huebner</i>	
Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture	355
<i>Rafael Fão de Moura, Michael Guilherme Jordan, Antonio Carlos Schneider Beck, and Mateus Beck Rutzig</i>	
DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability	367
<i>Jeckson Dellagostin Souza, Anderson L. Sartor, Luigi Carro, Mateus Beck Rutzig, Stephan Wong, and Antonio C. S. Beck</i>	
The Use of HACP+SBT Lossless Compression in Optimizing Memory Bandwidth Requirement for Hardware Implementation of Background Modelling Algorithms	379
<i>Kamil Piszczek, Piotr Janus, and Tomasz Kryjak</i>	

A Reconfigurable PID Controller	392
<i>Sikandar Khan, Kyprianos Papadimitriou, Giorgio Buttazzo, and Kostas Kalaitzakis</i>	

Design Methods and Fast Prototyping

High-Level Synthesis of Software-Defined MPSoCs	407
<i>Jens Rettkowski and Diana Goehringer</i>	
Improved High-Level Synthesis for Complex CellML Models	420
<i>Björn Liebig, Julian Oppermann, Oliver Sinnen, and Andreas Koch</i>	
An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors	433
<i>Habib ul Hasan Khan, Ahmed Kamal, and Diana Goehringer</i>	
Rapid Prototyping and Verification of Hardware Modules Generated Using HLS.	446
<i>Julián Caba, João M. P. Cardoso, Fernando Rincón, Julio Dondo, and Juan Carlos López</i>	
Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design	459
<i>Konstantinos Georgopoulos, Pavlos Malakonakis, Nikolaos Tampouratzis, Antonis Nikitakis, Grigorios Chrysos, Apostolos Dollas, Dionysios Pneumatikatos, and Ioannis Papaefstathiou</i>	
Fast DSE for Automated Parallelization of Embedded Legacy Applications	471
<i>Kris Heid, Jakob Wenzel, and Christian Hochberger</i>	
Control Flow Analysis for Embedded Multi-core Hybrid Systems	485
<i>Augusto W. Hoppe, Fernanda Lima Kastensmidt, and Jürgen Becker</i>	

FPGA-Based Design and Applications

A Low-Cost BRAM-Based Function Reuse for Configurable Soft-Core Processors in FPGAs.	499
<i>Pedro H. Exenberger Becker, Anderson L. Sartor, Marcelo Brandalero, Tiago Trevisan Jost, Stephan Wong, Luigi Carro, and Antonio C. Beck</i>	
A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems	511
<i>Mário Lopes Ferreira, João Canas Ferreira, and Michael Huebner</i>	

Area-Energy Aware Dataflow Optimisation of Visual Tracking Systems	523
<i>Paulo Garcia, Deepayan Bhowmik, Andrew Wallace, Robert Stewart, and Greg Michaelson</i>	
Fast Carry Chain Based Architectures for Two's Complement to CSD Recoding on FPGAs	537
<i>Ayan Palchauthuri and Anindya Sundar Dhar</i>	
Exploring Functional Acceleration of OpenCL on FPGAs and GPUs Through Platform-Independent Optimizations	551
<i>Umar Ibrahim Minhas, Roger Woods, and Georgios Karakonstantis</i>	
ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads	564
<i>Santhi Natarajan, N. KrishnaKumar, H. V. Anuchan, Debnath Pal, and S. K. Nandy</i>	
An OpenCL TM Implementation of WebP Accelerator on FPGAs.	578
<i>Zhenhua Guo, Baoyu Fan, Yaqian Zhao, Xuelei Li, Shixin Wei, and Long Li</i>	
Efficient Multitasking on FPGA Using HDL-Based Checkpointing	590
<i>Hoang-Gia Vu, Takashi Nakada, and Yasuhiko Nakashima</i>	
High Level Synthesis Implementation of Object Tracking Algorithm on Reconfigurable Hardware	603
<i>Uzaif Sharif and Shahnam Mirzaei</i>	
Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems	615
<i>Johannes Pfau, Shalina Percy Delicia Figuli, Steffen Bähr, and Jürgen Becker</i>	
Reconfigurable IP-Based Spectral Interference Canceller	627
<i>Peter Littlewood, Shahnam Mirzaei, and Krishna Murthy Kattiyan Ramamoorthy</i>	
FPGA-Assisted Distribution Grid Simulator	640
<i>Nikolaos Tzanis, Grigorios Proiskos, Michael Birbas, and Alexios Birbas</i>	
Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs.	647
<i>Gennaro S. Rodrigues, Ádria Barros de Oliveira, Fernanda Lima Kastensmidt, and Alberto Bosio</i>	

Special Session: Research Projects

CGRA Tool Flow for Fast Run-Time Reconfiguration	661
<i>Florian Fricke, André Werner, Keyvan Shahin, and Michael Huebner</i>	
Seamless FPGA Deployment over Spark in Cloud Computing: A Use Case on Machine Learning Hardware Acceleration	673
<i>Christoforos Kachris, Ioannis Stamelos, Elias Koromilas, and Dimitrios Soudris</i>	
The ARAMiS Project Initiative: Multicore Systems in Safety- and Mixed-Critical Applications	685
<i>Jürgen Becker and Falco K. Bapp</i>	
Mapping and Scheduling Hard Real Time Applications on Multicore Systems - The ARGO Approach	700
<i>Panayiotis Alefragis, George Theodoridis, Merkourios Katsimpris, Christos Valouxis, Christos Gogos, George Goulas, Nikolaos Voros, Simon Reder, Koray Kasnakli, Marcus Bednara, David Müller, Umut Durak, and Juergen Becker</i>	
Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: <i>The RADIO Experience</i>	712
<i>Christos Antonopoulos, Georgios Keramidas, Nikolaos S. Voros, Michael Huebner, Fynn Schwiegelshohn, Diana Goehringer, Maria Dagioglou, Georgios Stavrinos, Stasinos Konstantopoulos, and Vangelis Karkaletsis</i>	
HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware - ECOSCALE	724
<i>Pavlos Malakonakis, Konstantinos Georgopoulos, Aggelos Ioannou, Luciano Lavagno, Ioannis Papaefstathiou, and Iakovos Mavroidis</i>	
Supporting Utilities for Heterogeneous Embedded Image Processing Platforms (STHEM): An Overview	737
<i>Ahmad Sadek, Ananya Muddukrishna, Lester Kalms, Asbjørn Djupdal, Ariel Podlubne, Antonio Paolillo, Diana Goehringer, and Magnus Jahre</i>	
Erratum to: Applied Reconfigurable Computing	E1
<i>Nikolaos Voros, Michael Huebner, Georgios Keramidas, Diana Goehringer, Christos Antonopoulos, and Pedro C. Diniz</i>	
Author Index	751