Skip to main content

Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design

  • Conference paper
  • First Online:
Applied Reconfigurable Computing. Architectures, Tools, and Applications (ARC 2018)

Abstract

This paper provides an extensive analysis of the key characteristics, efficiency and overall user-friendliness that stem from the use of two different input methods for the design of High-Level Synthesis (HLS) reconfigurable systems, i.e. C-based and SystemC-based. Each input language has been used within the context of a separate HLS tool that is especially suitable for the particular input method chosen. The study has been based on the use of key fundamental computational and data processing algorithms, while the outlined observations have been drawn by traversing the full HLS flows. The algorithms address both memory- and compute-intensive modules, which are the main cores for numerous modern applications. In this way, detailed observations are made not only with respect to the performance of each approach individually but also against each other. Hence, this paper provides information on an extensive list of issues of major interest to modern reconfigurable systems design engineers, such as design cycle definition, time for HLS flow completion, implementable features, parallelisation, input model complexity and more importantly design effort/time. Moreover, this work presents detailed results on implementation issues as well as implementation guidelines concerning the presented schemes; these guidelines can certainly be used as a reference for any designer implementing such classes of algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Birnbaum, M.D.: Essential Electronic Design Automation (EDA). Prentice Hall Modern Semiconductor Design, Upper Saddle River (2004)

    Google Scholar 

  2. Whitson, C., Michelsen, M.: The negative flash. J. Fluid Phase Equilib. 35, 51–71 (1989)

    Article  Google Scholar 

  3. Coussy, P., Morawiec, A. (eds.): High-Level Synthesis: From Algorithm to Digital Circuit, vol. 1. Springer, Netherlands (2008). https://doi.org/10.1007/978-1-4020-8588-8

    Book  Google Scholar 

  4. Nane, R., Sima, V., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., Bertels, K.: A survey and evaluation of FPGA high-level synthesis tools. Trans. Comput.-Aided Des. Integr. Circuits Syst. 35(10), 1591–1604 (2016)

    Article  Google Scholar 

  5. Thomas, D.E., Lagnese, E.D., Walker, R.A., Nestor, J.A., Rajan, J.V., Blackburn, R.L.: Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench. The Kluwer International Series in Engineering and Computer Science, vol. 85, 1st edn. Springer, Boston (1990). https://doi.org/10.1007/978-1-4613-1519-3

    Book  MATH  Google Scholar 

  6. Cover, T., Thomas, J.: Elements of Information Theory. Wiley-Interscience, New York (1991). ISBN 0-471-06259-6

    Book  Google Scholar 

  7. Schreiber, T.: Measuring information transfer. Phys. Rev. Lett. 85(2), 461–464 (2000)

    Article  MathSciNet  Google Scholar 

  8. Knowlton, K.: A fast storage allocator. Commun. ACM 8(10), 623–624 (1965). ISSN 0001–0782

    Article  Google Scholar 

  9. Portals 4.0. http://www.cs.sandia.gov/Portals/portals4.html

  10. Wikipedia: Buddy memory allocation – Wikipedia, The Free Encyclopedia. https://en.wikipedia.org/w/index.php?title=Buddy_memory_allocation&oldid=653135858. Accessed 21 July 2015

  11. Winterstein, F., Bayliss, S., Constantinides, G.: High-level synthesis of dynamic data structures: a case study using Vivado HLS. In: International Conference on Field-Programmable Technology, FPT, pp. 362–365, 9–11 December 2013

    Google Scholar 

  12. Karras, K., Blott, M., Kees, A.: High-Level Synthesis Case Study: Implementation of a Memcached Server. CoRR, vol. abs/1408.5387 (2014)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Konstantinos Georgopoulos .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Georgopoulos, K. et al. (2018). Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2018. Lecture Notes in Computer Science(), vol 10824. Springer, Cham. https://doi.org/10.1007/978-3-319-78890-6_37

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-78890-6_37

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-78889-0

  • Online ISBN: 978-3-319-78890-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics