Skip to main content
SpringerLink
Log in

Probabilistic Analysis of Timing Constraints in Autonomous Automotive Systems Using Simulink Design Verifier

  • Conference paper
  • First Online:
Dependable Software Engineering. Theories, Tools, and Applications (SETTA 2018)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 10998))

Abstract

Modeling and analysis of timing constraints is crucial in automotive systems. East-adl is a domain specific architectural language dedicated to safety-critical automotive embedded system design. In most cases, a bounded number of violations of timing constraints in systems would not lead to system failures when the results of the violations are negligible, called Weakly-Hard (WH). We have previously specified East-adl timing constraints in Clock Constraint Specification Language (Ccsl) and transformed timed behaviors in Ccsl into formal models amenable to model checking. Previous work is extended in this paper by including support for probabilistic analysis of timing constraints in the context of WH: Probabilistic extension of Ccsl, called PrCcsl, is defined and the East-adl timing constraints with stochastic properties are specified in PrCcsl. The semantics of the extended constraints in PrCcsl is translated into Proof Objective Models that can be verified using Simulink Design Verifier. Furthermore, a set of mapping rules is proposed to facilitate guarantee of translation. Our approach is demonstrated on an autonomous traffic sign recognition vehicle case study.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Automotive open system architecture. https://www.autosar.org/

  2. Simulink Design Verifier. https://www.mathworks.com/help/sldv

  3. IEC 61508: Functional safety of electrical electronic programmable electronic safety related systems. International Organization for Standardization, Geneva (2010)

    Google Scholar 

  4. EAST-ADL specification v2.1.9. Technical report, MAENAD (2011). https://www.maenad.eu/public/EAST-ADL-Specification_M2.1.9.1.pdf

  5. ISO 26262–6: Road vehicles functional safety part 6. Product development at the software level. International Organization for Standardization, Geneva (2011)

    Google Scholar 

  6. MAENAD (2011). http://www.maenad.eu/

  7. Simulink library of PrCCSL (2018). https://github.com/huangl223/PrCCSL

  8. André, C.: Syntax and semantics of the clock constraint specification language (CCSL). Ph.D. thesis, INRIA (2009)

    Google Scholar 

  9. Bernat, G., Burns, A., Llamosi, A.: Weakly hard real-time systems. Trans. Comput. 50(4), 308–321 (2001)

    Article  MathSciNet  Google Scholar 

  10. Blom, H., et al.: TIMMO-2-USE timing model, tools, algorithms, languages, methodology, use cases. Technical report, TIMMO-2-USE (2012)

    Google Scholar 

  11. Du, D., Huang, P., Jiang, K., Mallet, F., Yang, M.: MARTE/pCCSL: modeling and refining stochastic behaviors of CPSs with probabilistic logical clocks. In: Kouchnarenko, O., Khosravi, R. (eds.) FACS 2016. LNCS, vol. 10231, pp. 111–133. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-57666-4_8

    Chapter  Google Scholar 

  12. Gholami, M.R.: Verifying timed LTL properties using Simulink Design Verifier. Ph.D. thesis, École Polytechnique de Montréal (2016)

    Google Scholar 

  13. Goknil, A., Suryadevara, J., Peraldi-Frati, M.-A., Mallet, F.: Analysis support for TADL2 timing constraints on EAST-ADL models. In: Drira, K. (ed.) ECSA 2013. LNCS, vol. 7957, pp. 89–105. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-39031-9_8

    Chapter  Google Scholar 

  14. Etienne, J.-F., Fechter, S., Juppeaux, E.: Using simulink design verifier for proving behavioral properties on a complex safety critical system in the ground transportation domain. Sci. Comput. Program. 77(10), 1151–1177 (2010)

    Google Scholar 

  15. Kang, E.Y., Chen, J., Ke, L., Chen, S.: Statistical analysis of energy-aware real-time automotive systems in EAST-ADL/Stateflow. In: ICIEA, pp. 1328–1333. IEEE (2016)

    Google Scholar 

  16. Kang, E.Y., Enoiu, E.P., Marinescu, R., Seceleanu, C., Schobbens, P.Y., Pettersson, P.: A methodology for formal analysis and verification of EAST-ADL models. Reliab. Eng. Syst. Saf. 120(12), 127–138 (2013)

    Article  Google Scholar 

  17. Kang, E.Y., Huang, L.: Formal specification & analysis of autonomous systems in PrCCSL/Simulink Design Verifier. Technical report, SYSU (2018). https://sites.google.com/site/kangeu/home/publications

  18. Kang, E.Y., Huang, L., Mu, D.: Formal verification of energy and timed requirements for a cooperative automotive system. In: SAC, pp. 1492–1499. ACM (2018)

    Google Scholar 

  19. Kang, E.Y., Ke, L., Hua, M.Z., Wang, Y.X.: Verifying automotive systems in EAST-ADL/Stateflow using UPPAAL. In: APSEC, pp. 143–150. IEEE (2015)

    Google Scholar 

  20. Kang, E.Y., Mu, D., Huang, L., Lan, Q.: Model-based analysis of timing and energy constraints in an autonomous vehicle system. In: QRS, pp. 525–532. IEEE (2017)

    Google Scholar 

  21. Kang, E.Y., Mu, D., Huang, L., Lan, Q.: Verification and validation of a cyber-physical system in the automotive domain. In: QRS, pp. 326–333. IEEE (2017)

    Google Scholar 

  22. Kang, E.Y., Schobbens, P.Y.: Schedulability analysis support for automotive systems: from requirement to implementation. In: SAC, pp. 1080–1085. ACM (2014)

    Google Scholar 

  23. Kang, E.-Y., Schobbens, P.-Y., Pettersson, P.: Verifying functional behaviors of automotive products in EAST-ADL2 using UPPAAL-PORT. In: Flammini, F., Bologna, S., Vittorini, V. (eds.) SAFECOMP 2011. LNCS, vol. 6894, pp. 243–256. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-24270-0_18

    Chapter  Google Scholar 

  24. Mallet, F., De Simone, R.: Correctness issues on MARTE/CCSL constraints. Sci. Comput. Program. 106, 78–92 (2015)

    Article  Google Scholar 

  25. Marinescu, R., Kaijser, H., Mikučionis, M., Seceleanu, C., Lönn, H., David, A.: Analyzing industrial architectural models by simulation and model-checking. In: Artho, C., Ölveczky, P.C. (eds.) FTSCS 2014. CCIS, vol. 476, pp. 189–205. Springer, Cham (2015). https://doi.org/10.1007/978-3-319-17581-2_13

    Chapter  Google Scholar 

  26. Matsumoto, M., Nishimura, T.: Mersenne Twister: a 623-dimensionally equidistributed uniform pseudo-random number generator. TOMACS 8(1), 3–30 (1998)

    Article  Google Scholar 

  27. Nicolau, G.B.: Specification and analysis of weakly hard real-time systems. Trans. Comput. pp. 308–321 (1988)

    Google Scholar 

  28. Object Management Group: UML profile for MARTE: modeling and analysis of real-time embedded systems. Technical report (2011)

    Google Scholar 

  29. Qureshi, T.N., Chen, D.J., Persson, M., Törngren, M.: Towards the integration of UPPAAL for formal verification of EAST-ADL timing constraint specification. In: TiMoBD workshop (2011)

    Google Scholar 

  30. Reijsbergen, D., Boer, P.T.D., Scheinhardt, W., Haverkort, B.: On hypothesis testing for statistical model checking. STTT 17(4), 377–395 (2015)

    Article  Google Scholar 

  31. Simulink and Stateflow. https://www.mathworks.com/products.html

  32. Suryadevara, J.: Validating EAST-ADL timing constraints using UPPAAL. In: SEAA, pp. 268–275. IEEE (2013)

    Google Scholar 

  33. Suryadevara, J., Seceleanu, C., Mallet, F., Pettersson, P.: Verifying MARTE/CCSL mode behaviors using UPPAAL. In: Hierons, R.M., Merayo, M.G., Bravetti, M. (eds.) SEFM 2013. LNCS, vol. 8137, pp. 1–15. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-40561-7_1

    Chapter  Google Scholar 

  34. Zhang, M., Ying, Y.: Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems. ACM SIGPLAN Not. 52(4), 61–70 (2017)

    Article  Google Scholar 

Download references

Acknowledgment

This work is supported by the NSFC 46000-41030005.

Author information

Authors and Affiliations

  1. University of Namur, Namur, Belgium

    Eun-Young Kang

  2. School of Data and Computer Science, Sun Yat-Sen University, Guangzhou, China

    Eun-Young Kang & Li Huang

Authors
  1. Eun-Young Kang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Li Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Eun-Young Kang .

Editor information

Editors and Affiliations

  1. Nanjing University, Nanjing, China

    Xinyu Feng

  2. Westfälische Wilhelms-Universität Münster, Münster, Germany

    Markus Müller-Olm

  3. Western Michigan University, Kalamazoo, Michigan, USA

    Zijiang Yang

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kang, EY., Huang, L. (2018). Probabilistic Analysis of Timing Constraints in Autonomous Automotive Systems Using Simulink Design Verifier. In: Feng, X., Müller-Olm, M., Yang, Z. (eds) Dependable Software Engineering. Theories, Tools, and Applications. SETTA 2018. Lecture Notes in Computer Science(), vol 10998. Springer, Cham. https://doi.org/10.1007/978-3-319-99933-3_12

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-99933-3_12

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-99932-6

  • Online ISBN: 978-3-319-99933-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation