Abstract
Energy has emerged as a critical constraint for a large number of portable, wireless devices. For data intensive applications, a significant amount of energy is dissipated in the memory. Advanced memory architectures support multiple power states of memory banks, which can be exploited to reduce energy dissipation in the system. We present a general methodology using combinatorial graph scheduling techniques, which can be used for obtaining efficient memory power management schedules for algorithms. Additional techniques like tiling further improve the efficiency of our approach. Our simulation results show that we can obtain over 98% energy reduction in the memory energy for the Transitive Closure using our methodology.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Wolf, W.: Software-Hardware Codesign of Embedded Systems. Proceedings of the IEEEÂ 82 (1998)
Ernst, R.: Codesign of Embedded Systems: Status and Trends. IEEE Design and Test of Computers 15 (1998)
Schlett, M.: Trends in Embedded Microprocessors Design. IEEE Computer (1998)
Mobile SDRAM Power Saving Features, Technical Note TN-48-10, MICRON, http://www.micron.com
Tang, W., Veidenbaum, A.V., Gupta, R.: Architectural Adaptation for Power and Performance. In: International Conference on ASIC (2001)
Bebini, L., De Micheli, G.: Sytem-Level Optimization: Techniques and Tools. ACM Transaction on Design Automation of Electronic Systems (2000)
Okuma, T., Ishihara, T., Yasuura, H.: Software Energy Reduction Techniques for Variable-Voltage Processors. IEEE Design and Test of Computers (2001)
Pouwelse, J., Langendoen, K., Sips, H.: Dynamic Voltage Scaling on a Low- Power Microprocessor. UbiCom-Tech. Report (2000)
Singh, M., Prasanna, V.K.: Algorithmic Techniques for Memory Energy Reduction. In: Worshop on Experimetal Algorithms (2003)
Sen, S., Chatterjee, S.: Towards a Theory of Cache-Efficient Algorithms. In: SODA (2000)
Bacon, D.F., Graham, S.L., Sharp, O.J.: Compiler Transformations for High- Performance Computing. Hermes (1994)
Tadonki, C.: A Recursive Method for Graph Scheduling. In: Interantional Symposium on Paralle and Distributed Computing (July 2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tadonki, C., Singh, M., Rolim, J., Prasanna, V.K. (2004). Combinatorial Techniques for Memory Power State Scheduling in Energy-Constrained Systems. In: Solis-Oba, R., Jansen, K. (eds) Approximation and Online Algorithms. WAOA 2003. Lecture Notes in Computer Science, vol 2909. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24592-6_24
Download citation
DOI: https://doi.org/10.1007/978-3-540-24592-6_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-21079-5
Online ISBN: 978-3-540-24592-6
eBook Packages: Springer Book Archive