Skip to main content
SpringerLink
Log in

OVL Assertion-Checking of Embedded Software with Dense-Time Semantics

  • Conference paper
Real-Time and Embedded Computing Systems and Applications (RTCSA 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2968))

Abstract

OVL (Open Verification Library) is designed to become a standard assertion language of the EDA (Electronic Design Automation) industry and has been adopted by many companies. With OVL, verification process can blended seamlessly into the development cycles of complex systems. We investigate how to use OVL assertions for the verification of dense-time concurrent systems. We have designed a C-like language, called TC (timed C), for the description of real-time system with OVL assertions between code lines. We explain how to translate TC programs into optimized timed automata, how to translate OVL assertions into TCTL (Timed Computation-Tree Logic) formulae, and how to analyze assertions when not satisfied. The idea is realized in our translator RG (RED Generator).

In addition, we have developed several new verification techniques to take advantage of the information coming with OVL assertions for better verification performance. The new techniques have been incorporated in our high-performance TCTL model-checker RED 4.0. To demonstrate how our techniques can be used in industry projects, we report our experiments with the L2CAP (Logical Link Control and Adaptation Layer Protocol) of Bluetooth specification.

The work is partially supported by NSC, Taiwan, ROC under grants NSC 90-2213-E-001-006, NSC 90-2213-E-001-035, and the by the Broadband network protocol verification project of Institute of Applied Science & Engineering Research, Academia Sinica, 2001.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Alur, R., Courcoubetis, C., Dill, D.L.: Model Checking for Real-Time Systems, IEEE LICS (1990)

    Google Scholar 

  2. Alur, R., Courcoubetis, C., Henzinger, T.A., Ho, P.-H.: Hybrid Automata: an Algorithmic Approach to the Specification and Verification of Hybrid Systems. In: Grossman, R.L., Ravn, A.P., Rischel, H., Nerode, A. (eds.) HS 1991 and HS 1992. LNCS, vol. 736. Springer, Heidelberg (1993)

    Google Scholar 

  3. Alur, R., Dill, D.L.: Automata for modelling real-time systems. In: Paterson, M. (ed.) ICALP 1990. LNCS, vol. 443, pp. 322–335. Springer, Heidelberg (1990)

    Chapter  Google Scholar 

  4. Armoni, R., Fix, L., Flaisher, A., Gerth, R., Ginsburg, B., Kanza, T., Landver, A., Mador-Haim, S., Singerman, E., Tiemeyer, A., Vardi, M.Y., Zbar, Y.: The For- Spec Temporal Logic: A New Temporal Property-Specification Language. In: Katoen, J.-P., Stevens, P. (eds.) TACAS 2002. LNCS, vol. 2280, p. 296. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  5. Aho, A.V., Sethi, R., Ullman, J.D.: Compliers - Principles, Techniques, and Tools, pp. 393–396. Addison-Wesley Publishing Company, Reading (1986)

    Google Scholar 

  6. Bhasker, J.: A VHDL Primer, 3rd edn. Prentice Hall, Englewood Cliffs (1999); ISBN 0-13-096575-8

    Google Scholar 

  7. Bening, L., Foster, H.: i. Principles of Verifiable RTL Design, a Functional Coding Style Supporting Verification Processes in Verilog, 2nd edn. Kluwer Academic Publishers, Dordrecht (2001); Symbolic Model Checking: 1020 States and Beyond, IEEE LICS (1990)

    Google Scholar 

  8. Bozga, M., Daws, C., Maler, O.: Kronos: A model-checking tool for real-time systems. In: Y. Vardi, M. (ed.) CAV 1998. LNCS, vol. 1427. Springer, Heidelberg (1998)

    Chapter  Google Scholar 

  9. Bengtsson, J., Larsen, K., Larsson, F., Pettersson, P., Yi, W.: UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. In: Hybrid Control System Symposium. LNCS. Springer, Heidelberg (1996)

    Google Scholar 

  10. Specification of the Bluetooth System Version 1.1 (February 2001), http://www.bluetooth.org

  11. Bryant, R.E.: Graph-based Algorithms for Boolean Function Manipulation. IEEE Trans. Comput. C-35(8) (1986); Verus: a tool for quantitative analysis of finite-state real-time systems. In: Workshop on Languages, Compilers and Tools for Real-Time Systems (1995)

    Google Scholar 

  12. Clarke, E.M., German, S.M., Lu, Y., Veith, H., Wang, D.: Executable protocol specificatoin in ESL. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 197–216. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  13. Dill, D.L.: Timing Assumptions and Verification of Finite-state Concurrent Systems. In: Sifakis, J. (ed.) CAV 1989. LNCS, vol. 407. Springer, Heidelberg (1990)

    Google Scholar 

  14. Daws, C., Olivero, A., Tripakis, S., Yovine, S.: The tool KRONOS. In: Alur, R., Sontag, E.D., Henzinger, T.A. (eds.) HS 1995. LNCS, vol. 1066. Springer, Heidelberg (1996)

    Chapter  Google Scholar 

  15. Engblom, J., Ermedahl, A., Sjoedin, M., Gubstafsson, J., Hansson, H.: Worst-case execution-time analysis for embedded real-time systems. Journal of Software Tools for Technology Transfer 14 (2001)

    Google Scholar 

  16. Haque, F., Khan, K., Michelson, J.: The Art of Verification with VERAR (2001), Verification Central Com

    Google Scholar 

  17. Henzinger, T.A., Nicollin, X., Sifakis, J., Yovine, S.: Symbolic Model Checking for Real-Time Systems, IEEE LICS (1992)

    Google Scholar 

  18. Hoare, C.A.R.: Communicating Sequential Processes. Prentice Hall, Englewood Cliffs (1985)

    MATH  Google Scholar 

  19. Hsiung, P.-A., Wang, F.: User-Friendly Verification. In: Proceedings of 1999 FORTE/PSTV, Beijing (October 1999); Wu, J., Chanson, S.T., Gao, Q. (eds.): Formal Methods for Protocol Engineering and Distributed Systems. Kluwer Academic Publishers, Dordrecht

    Google Scholar 

  20. Kurshan, R.P.: FormalCheck User’s Manual. Cadence Design, Inc. (1998)

    Google Scholar 

  21. Morley, M.J.: Semantics of temporal e. Banff 1999 Higher Order Workshop (Formal Methods in Computation). University of Glasgow, Dept. of Computer Science Technical Report (1999)

    Google Scholar 

  22. Nekoogar, F.: Timing Verification of Application-Specific Integrated Circuits (ASICs). Prentice-Hall, Englewood Cliffs (2000); ISBN: 0-13-794348-2

    Google Scholar 

  23. http://www.verificationlib.com/

  24. Palnitkar, S.: Verilog HDL: A Guide to Digital Design and Synthesis. Sun Microsystems Press ISBN 0-13- 451675-3

    Google Scholar 

  25. Rashinkar, P., Paterson, P., Singh, L.: System-on-a-Chip Verification: Methodology and Techniques. Kluwer Academic Publishers, Dordrecht (2000); ISBN: 0792372794

    Google Scholar 

  26. Sagdeo, V.: The Complete VERILOG Book. Kluwer Academic Publishers, Dordrecht (1998); ISBN: 0792381882

    MATH  Google Scholar 

  27. Superlog, Co-Design Automation, Inc. (1998-2002), http://www.superlog.org/

  28. Wang, F.: Efficient Data-Structure for Fully Symbolic Verification of Real-Time Software Systems. In: Schwartzbach, M.I., Graf, S. (eds.) TACAS 2000. LNCS, vol. 1785, p. 157. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  29. Wang, F.: Region Encoding Diagram for Fully Symbolic Verification of Real-Time Systems. In: The 24th COMPSAC, Taipei, Taiwan, ROC, October 2000. IEEE press, Los Alamitos (2000)

    Google Scholar 

  30. Wang, F.: RED: Model-checker for Timed Automata with Clock-Restriction Diagram. Workshop on Real-Time Tools. Technical Report 2001-014, ISSN 1404-3203, Dept. of Information Technology, Uppsala University (August 2001)

    Google Scholar 

  31. Wang, F.: Symbolic Verification of Complex Real-Time Systems with Clock- Restriction Diagram. To appear in Proceedings of FORTE, Cheju Island, Korea (August 2001)

    Google Scholar 

  32. Wang, F.: Symmetric Model-Checking of Concurrent Timed Automata with Clock- Restriction Diagram. In: RTCSA 2002 (2002)

    Google Scholar 

  33. Wang, F.: Efficient Verification of Timed Automata with BDD-like Data-Structures. Technical Report, IIS, Academia Sinica, 2002. Automatic Verification on the Large. Proceedings of the 3rd IEEE HASE (November 1998)

    Google Scholar 

  34. Wang, F., Hsiung, P.-A.: Efficient and User-Friendly Verification. IEEE Transactions on Computers (January 2002)

    Google Scholar 

  35. Wong-Toi, H.: Symbolic Approximations for Verifying Real-Time Systems. Ph.D. thesis, Stanford University (1995)

    Google Scholar 

  36. Yovine, S.: A Verification Tool for Real-Time Systems. International Journal of Software Tools for Technology Transfer 1(1/2) (October 1997)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. of Electrical Engineering, National Taiwan University,  

    Farn Wang

  2. Institute of Information Science, Academia Sinica, Taiwan

    Fang Yu

Authors
  1. Farn Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Fang Yu
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Telecommunications Engineering Program, University of Texas at Dallas, 75083, Richardson, TX

    Jing Chen

  2. School of Electrical Engineering and Computer Science, Seoul National University, Korea

    Seongsoo Hong

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, F., Yu, F. (2004). OVL Assertion-Checking of Embedded Software with Dense-Time Semantics. In: Chen, J., Hong, S. (eds) Real-Time and Embedded Computing Systems and Applications. RTCSA 2003. Lecture Notes in Computer Science, vol 2968. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24686-2_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-24686-2_16

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-21974-3

  • Online ISBN: 978-3-540-24686-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation