Abstract
We introduce the symbolic simulation function implemented in our model-checker/simulator RED 4.0 for dense-time concurrent systems. By representing and manipulating state-spaces as logic predicates, the technique of symbolic simulation can lead to high performance by encompassing many, even densely many, traces in traditional simulation into one symbolic trace. We discuss how we generate traces with various policies, how we manipulate the state-predicate, and how we manage the trace trees. Finally, we report experiment with our simulator in the verification of the Bluetooth baseband protocol.
The work is partially supported by NSC, Taiwan, ROC under grants NSC 90-2213-E-001-006, NSC 90-2213-E-001-035, and the by the Broadband network protocol verification project of Institute of Applied Science & Engineering Research, Academia Sinica, 2001.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Asaraain, B., Kerbrat, M., Pnueli, R.: Data-Structures for the Verification of Timed Automata. In: Maler, O. (ed.) HART 1997. LNCS, vol. 1201. Springer, Heidelberg (1997)
Alur, R., Courcoubetis, C., Dill, D.L.: Model Checking for Real-Time Systems. In: IEEE LICS (1990)
Alur, R., Dill, D.L.: Automata for modelling real-time systems. In: Paterson, M. (ed.) ICALP 1990. LNCS, vol. 443, pp. 322–335. Springer, Heidelberg (1990)
Alur, R., Henzinger, T.A., Ho, P.-H.: Automatic Symbolic Verification of Embedded Systems. In: Proceedings of 1993 IEEE Real-Time System Symposium (1993)
Burch, J.R., Clarke, E.M., McMillan, K.L., Dill, D.L., Hwang, L.J.: Symbolic Model Checking: 1020 States and Beyond. In: IEEE LICS (1990)
Bozga, M., Daws, C.: Kronos: A model-checking tool for real-time systems. In: Y. Vardi, M. (ed.) CAV 1998. LNCS, vol. 1427. Springer, Heidelberg (1998)
Bening, L., Foster, H.: i. Principles of Verifiable RTL Design, a Functional Coding Style Supporting Verification Processes in Verilog, li 2nd edn. Kluwer Academic Publishers, Dordrecht (2001)
Brockmeyer, M., Heitmeyer, C., Jahanian, F., Labaw, B.: A Flexible, Extensible Simulation Environment for Testing Real-Time. IEEE, Los Alamitos (1997)
Bengtsson, J., Larsen, K., Larsson, F., Pettersson, P., Yi, W.: UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. In: Hybrid Control System Symposium. LNCS. Springer, Heidelberg (1996)
Behrmann, G., Larsen, K.G., Pearson, J., Weise, C., Yi, W.: Efficient Timed Reachability Analysis Using Clock Difference Diagrams. In: Halbwachs, N., Peled, D.A. (eds.) CAV 1999. LNCS, vol. 1633, pp. 341–353. Springer, Heidelberg (1999)
Bryant, R.E.: Graph-based Algorithms for Boolean Function Manipulation. IEEE Trans. Comput. C-35(8) (1986)
Clarke, E., Emerson, E.A.: Design and Synthesis of Synchronization Skeletons using Branching-Time Temporal Logic. In: Kozen, D. (ed.) Logic of Programs 1981. LNCS, vol. 131. Springer, Heidelberg (1982)
Clarke, E., Grumberg, O., Minea, M., Peled, D.: State-Space Reduction using Partial- Ordering Techniques. STTT 2(3), 279–287 (1999)
Clements, P., Heitmeyer, C., Labaw, G., Rose, A.: MT: a toolset for specifying and analyzing real-time systems. In: IEEE Real-Time Systems Symposium (1993)
Dill, D.L.: Timing Assumptions and Verification of Finite-state Concurrent Systems. In: Sifakis, J. (ed.) CAV 1989. LNCS, vol. 407. Springer, Heidelberg (1990)
Daws, C., Olivero, A., Tripakis, S., Yovine, S.: The tool KRONOS. In: Alur, R., Sontag, E.D., Henzinger, T.A. (eds.) HS 1995. LNCS, vol. 1066. Springer, Heidelberg (1996)
Emerson, E.A., Sistla, A.P.: Utilizing Symmetry when Model-Checking under Fairness Assumptions: An Automata-Theoretic Approach. ACM TOPLAS 19(4), 617–638 (1997)
Garland, S.J., Lynch, N.A.: The IOA Language and Toolset: Support for Designing, Analyzing, and Building Distributed Systems. Technical Report MIT/LCS/TR
Harel, D., et al.: STATEMATE: A Working Environment for the Development of Complex Reactive Systems. IEEE Trans. on Software Engineering 16(4), 403–414 (1990)
Henzinger, T.A., Nicollin, X., Sifakis, J., Yovine, S.: Symbolic Model Checking for Real-Time Systems. In: IEEE LICS 1992 (1992)
Hoare, C.A.R.: Communicating Sequential Processes. Prentice Hall, Englewood Cliffs (1985)
Hsiung, P.-A., Wang, F.: User-Friendly Verification. In: Proceedings of 1999 FORTE/PSTV, Beijing (October 1999); Wu, J., Chanson, S.T., Gao, Q. (eds.): Formal Methods for Protocol Engineering and Distributed Systems. Kluwer Academic Publishers, Dordrecht
Haartsen, J.: Bluetooth Baseband Specification, version 1.0, http://www.bluetooth.com/
Larsen, K.G., Larsson, F., Pettersson, P., Wang, Y.: Efficient Verification of Real- Time Systems: Compact Data-Structure and State-Space Reduction. In: IEEE RTSS (1998)
Lynch, N., Tuttle, M.R.: An introduction to Input/Output automata. CWIQuarterly 2(3), 219–246 (1989); Centrum voor Wiskunde en Informatica, Amsterdam, The Netherlands
Pettersson, P., Larsen, K.G.: UPPAAL2k. Bulletin of the European Association for Theoretical Computer Science 70, 40–44 (2000)
Pressman, R.S.: Software Engineering, A Practitioner’s Approach. McGraw-Hill, New York (1982)
Seger, C.-J.H., Brant, R.E.: Formal Verification by Symbolic Evaluation of Partially- Ordered Trajectories. Formal Methods in System Designs 6(2), 147–189 (1995)
Wang, F.: Efficient Data-Structure for Fully Symbolic Verification of Real-Time Software Systems. In: Schwartzbach, M.I., Graf, S. (eds.) TACAS 2000. LNCS, vol. 1785, p. 157. Springer, Heidelberg (2000)
Wang, F.: Region Encoding Diagram for Fully Symbolic Verification of Real-Time Systems. In: The 24th COMPSAC, Taipei, Taiwan, ROC, October 2000. IEEE press, Los Alamitos (2000)
Wang, F.: RED: Model-checker for Timed Automata with Clock-Restriction Diagram. Workshop on Real-Time Tools (August 2001); Technical Report 2001-014, ISSN 1404-3203, Dept. of Information Technology, Uppsala University
Wang, F.: Symbolic Verification of Complex Real-Time Systems with Clock- Restriction Diagram. To appear in Proceedings of FORTE, Cheju Island, Korea (August 2001)
Wang, F.: Symmetric Model-Checking of Concurrent Timed Automata with Clock- Restriction Diagram. In: RTCSA 2002 (2002)
Wang, F.: Efficient Verification of Timed Automata with BDD-like Data-Structures. Technical Report, IIS, Academia Sinica (2002)
Wang, F., Hsiung, P.-A.: Automatic Verification on the Large. In: Proceedings of the 3rd IEEE HASE (November 1998)
Wang, F., Hsiung, P.-A.: Efficient and User-Friendly Verification. IEEE Transactions on Computers (January 2002)
Wang, F., Lo, C.-T.: Procedure-Level Verification of Real-Time Concurrent Systems. International Journal of Time-Critical Computing Systems 16, 81–114 (1999)
Wang, F., Schmidt, K.: Symmetric Symbolic Safety-Analysis of Concurrent Software with Pointer Data Structures. IIS Technical Report, IIS, Academia Sinica, Taipei, Taiwan, ROC (2002)
Yovine, S.: Kronos: A Verification Tool for Real-Time Systems. International Journal of Software Tools for Technology Transfer 1(1/2) (October 1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, F., Huang, GD., Yu, F. (2004). Symbolic Simulation of Real-Time Concurrent Systems. In: Chen, J., Hong, S. (eds) Real-Time and Embedded Computing Systems and Applications. RTCSA 2003. Lecture Notes in Computer Science, vol 2968. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24686-2_37
Download citation
DOI: https://doi.org/10.1007/978-3-540-24686-2_37
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-21974-3
Online ISBN: 978-3-540-24686-2
eBook Packages: Springer Book Archive