Abstract
The ever increasing complexity and heterogeneity of modern System-on-Chip designs demands early consideration and exploration of architectural alternatives, which is hardly practicable on the low abstraction level of implementation models.
In this paper, a system level design methodology based on the SystemC 2.0.1 library is proposed, which enables the designer to reason about the architecture on a much higher level of abstraction. Goal of this methodology is to define a system architecture, which provides sufficient performance, flexibility and cost efficiency as required by demanding applications like broadband networking or wireless communications. The methodology also provides capabilities for co-simulating multiple levels of abstraction simultaneously. This enables reuse of the simulation environment for functional verification of synthesizable implementation models against the abstract architecture model.
During a industrial case study, this methodology is applied to the development of a 2.5 GB IP forwarding chip with Quality-of-Service (QoS) support. In this paper we share our experiences with special emphasis on the architecture exploration phase, where several architectural alternatives are evaluated with respect to their impact on the system performance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
SystemC initiative, http://www.systemc.org
Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers, Dordrecht (2002)
Cynthesizer SystemC Compiler, Forte Design Systems, http://www.forteds.com
Evans, A., Silburt, A., Vrckovnik, G., Brown, T., Dufresne, M., Hall, G., Ho, T., Liu, Y.: Functional Verification of Large ASICs. In: Proceedings of the Design Automation Conference (DAC), pp. 650–655 (1998)
TAU SDL suite, Telelogic, http://www.telelogic.com
An Architecture for Differentiated Services, http://www.ietf.org/rfc/rfc2475.txt
Floyd, S., Jacobson, V.: Random early detection gateways for congestion avoidance. IEEE/ACM Transactions on Networking 1(4), 379–413 (1993)
Lakshmanamurthy, S., Liu, K.-Y., Pun, Y., Huston, L., Naik, U.: Network Processor Performance Analysis Methodology. Intel Technology Journal 6(3) (Auguest 2002)
Hofmann, A., Meyr, H., Leupers, R.: Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers, Dordrecht (2002) iSBN 1-4020-7338-0
Wieferink, A., Doerper, M., Leupers, R.: Early ISS integration into Network-on-Chip Designs. In: Proc. Int. Workshop on Systems, Architecturs, Modeling and Simulation(SAMOS) (July 2004)
Kogel, T., Doerper, M., Wieferink, A., Leupers, R., Ascheid, G., Meyr, H., Goossens, S.: A Modular Simulation Framework for Architectural Exploration of On-Chip Interconnection Networks. In: CODES+ISSS (October 2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kogel, T. et al. (2004). Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_15
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive