Skip to main content

Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications

  • Conference paper
Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2004)

Abstract

New embedded systems will feature more and more multimedia applications. In most multimedia applications, the dominant cost factor is related to organization of the memory architecture. One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. Although in the past there has been extensive prior research on optimizing a system in terms of power or performance, this is, perhaps, the first technique that takes into consideration data reuse and limited lifetime of the arrays of a data dominated application, and performs a thorough exploration for different on-chip memory sizes, presenting not a single optimum, but a number of optimum implementations. We have developed a prototype tool that performs an automatic exploration and discovers all the performance, power consumption and on-chip memory size tradeoffs, which has been tested successfully on five applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Catthoor, F., Wuytack, S., Greef, E.D., Balasa, F., Nachtergaele, L., Vandecappelle, A.: Custom Memory Management Methodology, Exploration of memory organization for embedded multimedia system design. Kluwer Academic Publishers, Boston (1998)

    Google Scholar 

  2. Shiue, W., Chakrabarti, C.: Memory design and exploration for low power, embedded systems. In: IEEE Workshop on Signal Processing Systems (SiPS), pp. 281–290. IEEE Computer Society Press, Los Alamitos (1999)

    Google Scholar 

  3. Chiou, D., Jain, P., Rudolph, L., Devadas, S.: Application-specific memory management for embedded systems using software-controlled caches. In: Proc. of Design Automation Conference, DAC (2000)

    Google Scholar 

  4. Benini, L., Macii, A., Poncino, M.: Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. IEEE Design and Test of Computers 17, 74–85 (2000)

    Article  Google Scholar 

  5. Givargis, T.D., Henkel, J., Vahid, F.: Interface and cache power exploration for core-based embedded system design. In: International Conference on Computer Aided Design (ICCAD), pp. 270–273 (1999)

    Google Scholar 

  6. Panda, P., Catthoor, F., Dutt, N., Danckaert, K., Brockmeyer, E., Kulkarni, C., Vandecappelle, A., Kjeldsberg, P.: Data and memory optimizations for embedded systems. ACM Trans. on Design Automation for Embedded Systems (TODAES) 6, 142–206 (2001)

    Google Scholar 

  7. Benini, L., Macchiarulo, L., Macii, A., Poncino, M.: Layout-driven memory synthesis for embedded systems-on-chip. IEEE Trans on Very Large Scale Integration (VLSI) Systems 10, 96–105 (2002)

    Article  Google Scholar 

  8. Troncon, R., Bruynooghe, M., Janssens, G., Catthoor, F.: Storage size reduction by in-place mapping of arrays. In: Third International Workshop on Verification, Model Checking, and Abstract Interpretation, pp. 167–181 (2002)

    Google Scholar 

  9. Bhaskaran, V., Konstantinides, K.: Image and Video Compression Standards. Kluwer Academic Publishers, Dordrecht (1998)

    Google Scholar 

  10. Nam, M., Kim, J.S., Park, R.H., Shim, Y.S.: A fast hierarchical motion vector estimation algorithm using mean pyramid. IEEE Trans on Circuits and Systems for Video Technology 54, 344–351 (1995)

    Google Scholar 

  11. Jain, J., Jain, A.: Displacement measurement and its applications in intraframe image coding. IEEE Trans on Communications 29, 98–106 (1981)

    Article  Google Scholar 

  12. Strobach, P.: A new technique in scene adaptive coding. In: Proc. 4th Eur, pp. 1141–1144 (1988)

    Google Scholar 

  13. Peter, K.: Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publishers, Boston (1999)

    MATH  Google Scholar 

  14. Soudris, D., Zervas, N.D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., Thanailakis, A.: Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications. In: Proc. of 10th Int. Workshop Power And Timing Modeling, Optimization And Simulation (PATMOS), pp. 243–254 (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Dasygenis, M., Brockmeyer, E., Durinck, B., Catthoor, F., Soudris, D., Thanailakis, A. (2004). Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_55

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-27776-7_55

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22377-1

  • Online ISBN: 978-3-540-27776-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics