Abstract
In the era of future embedded systems the designer is confronted with multi-processor architectures both for performance and energy reasons. Exploiting (sub)task-level parallelism is becoming crucial because the instruction-level parallelism alone is insufficient.
The challenge is to build compiler tools that support the exploration of the task-level parallelism in the programs. To achieve this goal, we have designed an analysis framework to estimate the potential parallelism from sequential object-oriented programs in Java.
Data-access analysis is one of the crucial techniques for estimation of the transformation effects. We have implemented support for platform-independent data-access analysis and profiling of Java programs. Herein, we focus on the technique for design-time data-access analysis. It complements our earlier work on parallel performance analysis. We demonstrate the feasibility and effectiveness of our approach on a number of Java applications.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Vallee-Rai, R., Hendren, L., Sundaresan, V., Lam, P., Gagnon, E., Co, P.: Soot - a Java Optimization Framework. In: Proc. of CASCON (1999)
Gosling, J., Joy, B., Steele, G., Bracha, G.: The Java Language Specification, 2nd edn. Addison-Wesley, Reading (2000)
Micron: Calculating Memory System Power For DDR, www.micron.com, TN-46-03
Ding, C., Zhong, Y.: Compiler-Directed Run-time Monitoring of Program Data Access. In: Proceedings of the workshop on Memory system performance, Berlin, Germany, pp. 1–12 (2003)
Bormans, J., Denolf, K., Wuytack, S., Nachtergaele, L., Bolsens, I.: Integrating System- Level Low Power Methodologies into a Real-Life Design Flow. In: Proceeding of IEEE Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Kos, Greece, pp. 19–28 (1999)
Leeman, M., et al.: Power Estimation Approach of Dynamic Data Storage on a Hardware Software Boundary Level. In: Proceeding of IEEE Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Torino, Italy, pp. 289–298 (2003)
Chakrabarti, S., Gupta, M., Choi, J.D.: Global Communication Analysis and Optimisation. In: Proceedings of Conference on Programming Language Design and Implementation, pp. 68–78 (1996)
Tseng, C.-W.: Communication Analysis for Shared and Distributed Memory Machines. In: Proceedings of theWorkshop on Compiler Optimizations on DistributedMemory Systems (1995)
Vetter, J.: Performance Analysis of Distributed Applications using Automatic Classification of Communication Inefficiencies. In: Proceeding of ACM International Conference on Supercomputing, Santa Fe, USA (2000)
Miller, B.P., et al.: The Paradyn Parallel PerformanceMeasurement Tool. Journal IEEE Computer 28(11), 27–46 (1995)
Haake, B., Schauser, K.E., Scheiman, C.: Profiling a parallel language based on fine-grained communication. In: Proceedings of the ACM/IEEE conference on Supercomputing, Pittsburgh, USA (1996)
Anders, J.: MPEG-1 player in Java, http://rnvs.informatik.tu-chemnitz.de/jan/MPEG/MPEG_Play.html
Walser, P.: IDX 3D engine, http://www2.active.ch/proxima
Java Grande Forum Benchmarks, http://www.epcc.ed.ac.uk/javagrande/javag.html
Stahl, R., et al.: Performance Analysis for Identification of (Sub)task-Level Parallelism in Java. In: Krall, A. (ed.) SCOPES 2003. LNCS, vol. 2826, pp. 313–328. Springer, Heidelberg (2003)
Stahl, R., et al.: High-Level Data-Access Analysis for Characterisation of (Sub)task-Level Parallelism in Java. To be published in Proceedings of HIPS 2004 workshop, Santa Fe, USA (April 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Stahl, R., Catthoor, F., Lauwereins, R., Verkest, D. (2004). Design-Time Data-Access Analysis for Parallel Java Programs with Shared-Memory Communication Model. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds) Euro-Par 2004 Parallel Processing. Euro-Par 2004. Lecture Notes in Computer Science, vol 3149. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27866-5_26
Download citation
DOI: https://doi.org/10.1007/978-3-540-27866-5_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22924-7
Online ISBN: 978-3-540-27866-5
eBook Packages: Springer Book Archive