Abstract
The features of the IA64 architecture create new opportunities for link-time optimization. At the same time they complicate the design of a link-time optimizer. This paper examines how to exploit some of the opportunities for link-time optimization and how to deal with the complications. The prototype link-time optimizer that implements the discussed techniques is able to reduce the code size of statically linked programs with 19% and achieves a speedup of 5.4% on average.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Coffman, E.: Computer and Job-Shop Scheduling Theory. Jon Wiley & Sons, Chichester (1976)
Cohn, R., Goodwin, D., Lowney, G.: Optimizing Alpha Executables on Windows NT with Spike. Digital Technical Journal 9, 3–20 (1998)
De Bus, B., Kästner, D., Chanet, D., Van Put, L., De Sutter, B.: Post-pass compaction techniques. Communications of the ACM 46, 41–46 (2003)
Haga, S., Barua, R.: EPIC instruction scheduling based on optimal approaches. In: Annual workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques, vol. 1, pp. 22–31 (2001)
Kästner, D., Winkel, S.: ILP-based instruction scheduling for IA64. In: Proc. of Languages, Compilers and Tools for Embedded Systems, pp. 145–154 (2001)
Muth, R., Debray, S., Watterson, S., De Bosschere, K.: alto: A Link-Time Optimizer for the Compaq Alpha. Software Practice and Experience 31, 67–101 (2001)
Pettis, K., Hansen, R.: Profile guided code positioning. In: Proc. of the ACM SIGPLAN Conf. on Programming Language Design & Implementation, pp. 16–27 (1990)
Schlansker, M., Ramakrishna Rau, B.: EPIC: Explicitly Parallel Instruction Computing. IEEE Computer 33, 37–45 (2000)
Srivastava, A., Wall, D.: Link-time optimization of address calculation on a 64-bit architecture. Programming Languages Design and Implementation, 49–60 (1994)
Winkel, S.: Optimal global scheduling for Itanium processor family. Explicitly Parallel Instruction Computing Architectures and Compiler Techniques, 59–70 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Anckaert, B., Vandeputte, F., De Bus, B., De Sutter, B., De Bosschere, K. (2004). Link-Time Optimization of IA64 Binaries. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds) Euro-Par 2004 Parallel Processing. Euro-Par 2004. Lecture Notes in Computer Science, vol 3149. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27866-5_37
Download citation
DOI: https://doi.org/10.1007/978-3-540-27866-5_37
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22924-7
Online ISBN: 978-3-540-27866-5
eBook Packages: Springer Book Archive